30006001-06 REV A

SECONDARY PORT LEDs YELLOW

PRIMARY PORT LEDs YELLOW

CR3 CR1 CR17 CR15 CR13 CR11 CR9 CR7 CR5

CR4 CR2 CR18 CR16 CR14 CR12 CR10 CR8 CR6

GREEN GREEN

RN1 470ohms

U4 LVT240 U4 LVT240

TX_LEDR RTS_LEDR DTR_LEDR RXD_LED CTS_LEDR DSR_LEDR DCD_LEDR

TX_LED RTS_LED DTR_LED RXD_LED CTS_LED DSR_LED DCD_LED

TXDTTL RTSTTL DTRTTL RXDTTL CTSTTL DSRTTL DCDTTL

R1 330 TXDZ TXDZR U2

R2 330 RXDZ RXDZR U3

TXD-2TTL RXD-2TTL

232TTL

232 ENABLE JUMPER

P5 JP5 USE 10000021

SHUNT J5
PINS 2-3 = RS232 OFF
PINS 1-2 = RS232 ON --- DEFAULT

R16 R17 R18 15k

C8 C10 C11 C9 0.1uF

U5 MAX3245E

FORCEOFF FORCEON INVALID

TXIN1 TXIN2 TXIN3 RXOUT1 RXOUT2 RXOUT3 RXOUT4 RXOUT5 RXOUT2B

TXOUT1 TXOUT2 TXOUT3 RXIN1 RXIN2 RXIN3 RXIN4 RXIN5

TXD RTS DTR RXD CTS DSR DCD

232OUT

PRIMARY RS-232 PORT DB 9 P1

DCD RXD TXD DTR GND DSR RTS CTS GND SHIELD SHIELD

03300009 DB9

TP10 DSR
TP9 DCD
TP8 RTS
TP7 RXD
TP6 TXD
TP5 DTR
TP4 CTS

MANUFACTURING FLASH HEADER

P9 MFGRST MFGO MFGI GND

R15 NO POP 15k R14 NO POP 15k

NOT POPULATED

JP8: PIN 1 and 2

USE 10000021
2- PIN SHUNT
FOR P8

P8 MODULE Vdd CURRENT

R6 NO POP 0ohms

EMBEDED MODULE CONNECTOR

P10

MFGRST MFGO +3.3VR IO-1 IO-2 IO-4 RXDTTL INT MFGI GND /RST IO-3 IO-5 TXDTTL V_ETHER+ V_ETHER-

P3

LOGIC ANALYZER HEADER

TP12 SW4 RESET

C27 0.001uF NO POP

SW2 USER PUSH BUTTON SW2

SW1 USER PUSH BUTTON SW1

C13 Do not populate 0.1uF

P12 JTAG/DEBUGER HEADER

JTAG_PWR1 /TRST TDI TMS TCK RTCK TDO JTAG_PWR2 GND SRST TXD-2TTL

P11 ME J-TAG SOCKET

C25 C24 0.1uF

Do not populate R4 R5 0 GPIO_1

GPIO SWITCH BANK SW3

IO-1R IO-2 IO-3 IO-4 IO-5

GPIO_1 DCDTTL GPIO_2 CTSTTL GPIO_3 DSRTTL GPIO_4 RTSTTL GPIO_5 DTRTTL

GPIO SH 2

C17 C18 0.01uF 0.1uF

ME De-couple

U9 De-couple U8 De-coup U1 De-coup

C19 C6 C3 C7 0.1uF

SW3 POSITION

CONTACT #		
INPUT 1	DCD	GPIO-1
INPUT 2	CTS	GPIO-2
INPUT 3	DSR	GPIO-3
INPUT 4	RTS	GPIO-4
INPUT 5	DTR	GPIO-5

C4 C1 C2 C5 0.1uF

U1 MAX3227E

2C1+ 2C1- 2C2+ 2C2- V+ V- TXIN1 RXOUT1 TXOUT1 RXIN1 FORCEON FORCEOFF INVALID READY

2V+ 2V-

TXD-2TTL RXD-2TTL +3.3V

TXD-2 RXD-2

SECONDARY RS-232 PORT DB 9 P2

RXD-2 TXD-2 GND SHIELD SHIELD

03300009 DB9

TP3 RXD-2
TP2 TXD-2

REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
A	NPR000538	PRODUCTION BUILD				

APPROVALS	DATE
DESIGNED	8/26/2009
DRAWN	8/26/2009
CHECKED	8/26/2009
ENGINEER	8/26/2009
11:48:39 AM	
DO NOT SCALE DRAWING	

Digi

TITLE: Digi Connect ME Dev Board

SIZE D | PART NO. 30006001-06 | REV A

SCALE: NTS | VERIBEST | SHEET 01 of 04

30006001-06 REV A

DIGITAL IO LEDs (GREEN)













REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
A	NPR000538	PRODUCTION BUILD				

APPROVALS	DATE
DESIGNED	8/26/2009
DRAWN	8/26/2009
CHECKED	8/26/2009
ENGINEER	8/26/2009
11:48:39 AM	
DO NOT SCALE DRAWING	

Digi

TITLE: Digi Connect ME Dev Board

SIZE	PART NO.	REV
D	30006001-06	A

SCALE: NTS | VERIBEST | SHEET 02 of 04

30006001-06 REV A

PCB1
SCHEMATIC
30006001-06 RevA

PCB2
PCB
30006002-06 RevA

ASEEMBLY SHT 1
ASSEMBLY
30006004-06 RevA



A	NPR000538	PRODUCTION BUILD				
REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE

APPROVALS	DATE	Digi
DESIGNED	8/26/2009	
DRAWN	8/26/2009	TITLE: Digi Connect ME Dev Board
CHECKED	8/26/2009	
ENGINEER	8/26/2009	SIZE D / PART NO. 30006001-06 / REV A
11:48:39 AM		
DO NOT SCALE DRAWING		SCALE: NTS / VERIBEST / SHEET 03 of 04

RESON FOR CHANGES:

1. MAIN REASON IS TO CORRECT THE LAYOUT ISSUE FOR THE SEPARATION BETWEEN P13 AND P14 - POE CONNECTORS.

2. CHANGE SOME OF THE PART NUMBERS OF VARIOUS COMPONNENTS TO MATCH THE BOM.

3. ENABLE PRIMARY PORT TRANSCEIVER

REV	ECO	DESCRIPTION OF CHANGE	BY	CKD	APPR	DATE
A	NPR000538	PRODUCTION BUILD				

APPROVALS	DATE
DESIGNED	8/26/2009
DRAWN	8/26/2009
CHECKED	8/26/2009
ENGINEER	8/26/2009
11:48:39 AM	
DO NOT SCALE DRAWING	

Digi

TITLE: Digi Connect ME Dev Board

SIZE	PART NO.	REV
D	30006001-06	A

SCALE: NTS | VERIBEST | SHEET 03 of 04