

Rev	Drawn	Description of change(s)	Date
A	DEN	Initial Schematic	7/28/04
B	DEN	Changes after testing prototype boards	11/09/04
01	DJS	Text & Sh. size cleanup, R193 to NO_STUFF & Rev B to 01	11/09/04
01	DEN/DJS	Part description changes to correct package sizes	11/23/04
01	DJS	Added R79-10K Pull-up to PIRQ_N - Touch Screen Interrupt.	11/29/04
01	DJS	Routed CF_CD2_N through the CPLD for use with GPIO10	12/07/04
A	DJS	55001149-01 board changes - 27-dec-04 rework.doc.(To-02)	01/03/05
A	DJS	Added JP4_SPI boot	01/10/05
A	DJS	Changed Compact Flash addressing	01/26/05
A	DJS	Changed cover page title block	02/18/05
B	DJS	Added Power Supply sequencing disclaimer on sheet 12	06/21/05
C	DJS	Global Change - Cooper to NS9360: Added Bootstrap Table on Sheet 9	10/12/05
D	DJS	Updated Bootstrap Table on Sheet 9, and added Errata comments.	05/03/05


Table of Contents:

1. Cover
2. NS9360 System functions
3. Memory Interface and buffer resistors
4. Flash, SDRAM, SPI EEPROM
5. GPIO, I2C , LEDs and Push buttons
6. USB
7. Phy Interface
8. Compact Flash
9. RS232 Outputs + Bootstrap Table
10. LCD Interface and Touch Screen
11. NS9360 Power Supply pins and filter caps
12. Power Supply

REF SCH 30006401-02 REV D
USE BOM 55001149-02

NetSilicon - A Digi International Co.

Title		
NS9360 Development Board		
Size	Document Number	Rev
B	30006401-02	D
Date: Thursday, May 04, 2006		Sheet 1 of 12



X2 and Y1 are double footprinted. Pins 2 and 3 are shared by both. Populating according to * and ** (asterisks) isolates each.

** = Populated when using PLL and Crystal(X2).
* = Populated when using PLL with OSC(Y1).

D = Full Debug
P = Production Debug

S1 = 4.55V
S2 = 2.93V
S3 = adj(1.25 Ref)

No Jumper = Debug Mode.


D _ JP1 OR R5


R22 and gate U3 are not Required: P1.15 (SRStn) and pull-up R24 (Always Stuffed) can be connected directly to U1.W3 (SRESET_N)

JTAG 20 PIN HEADER... Should be positioned on PCB with pin 1 facing toward board edge.


Filtering shown on page 10

Add Jumper To Boot From SPI







Flash, SDRAM, SPI EEPROM	
File: NS9360 Development Board	
Size B	Document Number 30006401-02
Date: Thursday, May 04, 2006	Sheet 4 of 12
	Rev D




GPIO, I2C, LEDs and Push buttons			
NS9360 Development Board			
File	Document Number	30006401-02	
Size	B	Rev	D
Date: Thursday, May 04, 2006		Sheet 5 of 12	




USB & EMI Resistors		
File	NS9360 Development Board	
Size	Document Number	30006401-02
B		Rev D
Date:	Thursday, May 04, 2006	Sheet 6 of 12






NS9360 Bootstrap Table			
IMPORTANT: All bootstrap inputs have an internal pull-up, and are latched (5) x1_sys_osc clock cycles after reset_n is deasserted (goes high)			
rtck - byte_lane_sel_n[3:0] Static Chip select 1			
rtck	PB	S_CS1 mode	
1	0	Write Enable	
0	1	Byte Lane Enable	
No pull-down defaults to Write Enable (rtck into FS is inverted)			
reset_done - Boot Up Mode			
reset_done	BMM	Boot Up Mode	
0	0	Boot from SPI on Serial port B	
1	1	Boot from S_CS1 Flash/ROM	
No pull-down boots from S_CS1 Flash/ROM			
gpio[2],[0] - PLL FS[1:0] (PLL Frequency Select)			
gpio	FS	Divide by	
10	00	1	
11	01	2	
00	10	4	
01	11	8	
No pull-down defaults to Divide by 2 (gpio[2] into FS is inverted)			
gpio[17],[12],[10],[8],[4] - PLL ND[4:0] (PLL Multiplier, ND+1). Sample clock frequency setting with 29.4912 MHz input clock and FS/2			
gpio	PLLND	ND+1	Frequency (MHz)
10010	10111	24	176.9472
10001	10100	21	154.8288
01000	01101	14	103.2192
gpio[10] and [4] into PLLND are inverted.			
ND+1 of 24 = 176.9472MHz, pull-down GPIO[12], GPIO[10], GPIO[4]			
ND+1 of 21 = 154.8288MHz, pull-down GPIO[12], GPIO[10], GPIO[8]			
ND+1 of 14 = 103.2192MHz, pull-down GPIO[17], GPIO[10], GPIO[8], GPIO[4]			
Note: No pull-downs = ND+1 of 27. This is out of range for the NS9360.			
gpio[19] - Reserved.			
gpio	PLLBP	Mode	
0	0	PLL is bypassed	
1	1	PLL Not bypassed	
No pull-down enables the PLL (Should NEVER be pulled down during boot)			
gpio[24],[20] - Static Chip select 1 data width			
gpio	MW	Data Width	
01	00	8 bits	
00	01	16 bits	
11	10	32 bits	
10	11	Reserved	
No pull-down defaults to x32 bit Flash/ROM (gpio[20] into MW is inverted)			
gpio[44] - Endian Mode			
gpio	END	Mode	
1	0	Little endian	
0	1	Big endian	
No pull-down defaults to Little endian (gpio[44] into END is inverted)			
gpio[49] - Static Chip select 1 polarity			
gpio	PC	S_CS1 polarity	
1	0	Active low	
0	1	Active high	
No pull-down defaults to Active low (gpio[49] into PC is inverted)			




RS232 Outputs & Bootstrap Table		
File	NS9360 Development Board	
Size	Document Number	30006401-02
B		Rev D
Date:	Thursday, May 04, 2006	Sheet 9 of 12




These resistors are used when no LCD is desired. A 22 ohm pack should be used.

RN18		RN19		RN20		RN21	
LCD D0	1	16	B LCD D0	LCD D16	1	16	B LCD D16
LCD D1	2	15	B LCD D1	LCD D17	2	15	B LCD D17
LCD D2	3	14	B LCD D2	LCD Clock	2	15	B LCD Clock
LCD D3	4	13	B LCD D3	LCD HOR SYNC	4	13	B LCD HOR SYNC
LCD D4	5	12	B LCD D4	LCD VSYNC	5	12	B LCD VSYNC NO DELAY
LCD D5	6	11	B LCD D5	LCD bias_data_en	6	11	B LCD bias_data_en
LCD D6	7	10	B LCD D6	LCD Pow EN	7	10	B LCD Pow EN
LCD D7	8	9	B LCD D7	LCD_BACKL_EN	8	9	B LCD_BACKL_EN
LCD D8	1	16	B LCD D8	LCD_VCC_EN	1	16	B LCD_VCC_EN
LCD D9	2	15	B LCD D9	LCD GPIO 0	2	15	B LCD GPIO 0
LCD D10	3	14	B LCD D10	LCD GPIO 1	3	14	B LCD GPIO 1
LCD D11	4	13	B LCD D11	LCD GPIO 2	4	13	B LCD GPIO 2
LCD D12	5	12	B LCD D12	LCD GPIO 3	5	12	B LCD GPIO 3
LCD D13	6	11	B LCD D13	LCD GPIO 4	6	11	B LCD GPIO 4
LCD D14	7	10	B LCD D14	LCD GPIO 5	7	10	B LCD GPIO 5
LCD D15	8	9	B LCD D15	B_LCD_VSYNC_NO_DELAY	8	9	B_LCD_VSYNC_NO_DELAY


LCD Interface	
File	NS9360 Development Board
Size	B
Document Number	30006401-02
Date:	Thursday, May 04, 2006
Sheet	10 of 12
Rev	D



NS9360 Power Supply pins and filter caps		
File NS9360 Development Board		
Size B	Document Number 30006401-02	Rev D
Date: Thursday, May 04, 2006	Sheet 11 of 12	



Center Pin +, 5.5mm



Important Disclaimer:

"This power supply design may not meet the latest, required power supply sequencing. See the NS9360 Hardware Reference Guide or Data Sheet for power sequencing specification, or consult factory for power supply design examples".

Power Supply		
File	NS9360 Development Board	
Size	Document Number	Rev
B	30006401-02	D
Date:	Thursday, May 04, 2006	Sheet 12 of 12