# Rabbit Family of Microprocessors Instruction Reference Manual 

019-0098 • 090409-L

This manual (or an even more up-to-date revision) is available for free download at the Rabbit website: www.rabbit.com


# Rabbit Family of Microprocessors Instruction Set Reference Manual 

Part Number 019-0098 • 090409-L • Printed in U.S.A.
Digi International Inc. ${ }^{\odot}$ 2007-2008 • All rights reserved.

No part of the contents of this manual may be reproduced or transmitted in any form or by any means without the express written permission of Digi International Inc.
Permission is granted to make one or more copies as long as the copyright page contained therein is included. These copies of the manuals may not be let or sold for any reason without the express written permission of Digi International Inc.

Digi International Inc reserves the right to make changes and improvements to its products without providing notice.

## Trademarks

Rabbit and Dynamic $C^{\circledR}$ are registered trademarks of Digi International Inc.

## Table of Contents

Rabbit Instructions Listed Alphabetically ..... V
Rabbit Instructions Listed by Group ..... ix
Chapter 1.Definitions and Conventions ..... 1
Chapter 2.Rabbit Processor Registers ..... 7
Chapter 3.OpCode Descriptions ..... 9
Chapter 4.Quick Reference Guide ..... 383
Chapter 5.Opcode Map ..... 399

## Rabbit Instructions Listed Alphabetically

All Rabbit processor instructions are listed below. Note that some instructions have two entries. The first one is for the Rabbit 2000/3000 version of the instruction. The second entry is for Rabbit 4000 and newer processors.

## A

ADC A,n .............................. 10
ADC A,r ........................ 11, 12
ADC A,(HL) ................... 13, 14
ADC A,(IX+d) ...................... 15
ADC A,(IY+d) ...................... 15
ADC HL,ss ........................... 16
ADD A,n .............................. 17
ADD A,r ......................... 18, 19
ADD A,(HL) ....................20, 21
ADD A,(IX+d) ...................... 22
ADD A,(IY+d) ...................... 22
ADD HL,JK .......................... 23
ADD HL,ss ........................... 24
ADD IX,xx ........................... 25
ADD IY,yy ........................... 25
ADD JKHL,BCDE ................. 26
ADD SP,d ............................ 27
ALTD .................................. 28
AND HL,DE ......................... 29
AND IX,DE .......................... 30
AND IY,DE .......................... 30
AND JKHL,BCDE ................. 31
AND n ................................. 32
AND r ............................33, 34
AND (HL) ...................... 35, 36
AND (IX+d) ......................... 37
AND (IY+d) ......................... 37

## B

BIT b,r .................................. 38
BIT b,(HL) ........................... 39
BIT b,(IX+d) ......................... 40
BIT b,(IY+d) ......................... 40
BOOL HL ............................ 41
BOOL IX ............................. 42
BOOL IY ............................. 42

## C

CALL mn ............................. 43
CALL (HL) .......................... 44
CALL (IX) ........................... 44
CALL (IY) ........................... 44
CBM n ................................. 45
CCF
.46

CLR HL

.47
CONVC pp ..... 48
CONVD pp ..... 49
IBOX A ..... 82
COPY ..... 50
COPYR ..... 51
CP HL, d ..... 52
CP HL,DE ..... 53
CP JKHL,BCDE ..... 54
CP n ..... 55
CPr ..... 56, 57
CP (HL) ..... 58, 5
CP (IX+d) ..... 60
IOE ..... 89
CP (IY+d) ..... 60
CPL ..... 61
D
DEC IX ..... 62
DEC IY ..... 62
DEC r ..... 63
DEC ss ..... 64
DEC (HL) ..... 65
DEC (IX+d) ..... 66
DEC (IY+d) ..... 66
DJNZ label ..... 67
DWJNZ label ..... 68
E
EX AF,AF' ..... 69
EX BC,HL ..... 70
EX BC', HL ..... 71
EX DE',HL ..... 72
EX DE,HL ..... 72
EX JKHL,BCDE ..... 75
EX JK,HL ..... 73
EX JK',HL ..... 74
EX (SP),HL ..... 76
EX (SP),IX ..... 77
EX (SP),IY ..... 77
EXP ..... 78
EXX ..... 79
F
FLAG cc,HL ..... 80
FSYSCALL ..... 81

## I

IDET ..... 83
INC IX ..... 84
INC IY ..... 84
INC r ..... 85
INC ss ..... 86
INC (HL) ..... 87
INC (IX+d) ..... 88
INC (IY+d) ..... 88
IOI ..... 89
IPRES ..... 90
IPSET 0 ..... 91
IPSET 1 ..... 91
IPSET 2 ..... 91
IPSET 3 ..... 91
J
JP cx,mn ..... 92
JP f,mn ..... 93
JP mn ..... 96
JP (HL) ..... 94
JP (IX) ..... 95
JP (IY) ..... 95
JR cc, label ..... 97
JR cx,label ..... 98
JR label ..... 99
JRE cc, label ..... 100
JRE cx,label ..... 101
JRE label ..... 102
L
LCALL x,mn ..... 103
LD A,EIR ..... 104
LD A,HTR ..... 105
LD A,IIR ..... 104
LD A, XPC ..... 106
LD A,(BC) ..... 107
LD A,(DE) ..... 107
LD A,(IX+A) ..... 109
LD A,(IY+A) ..... 109
LD A,(mn) ..... 108
LD A, $(\mathrm{ps}+\mathrm{d})$ ..... 110
LD A,(ps+HL) ..... 111
LD BCDE,n ..... 118 ..... 214
LD (pd+d),rr
LD BCDE,ps ..... 112
LD BCDE,(HL) ..... 113
LD BCDE,(IX+d) ..... 114
LD BCDE,(IY+d) ..... 114
LD BCDE,(mn) ..... 115
LD BCDE,(ps+d) ..... 116
LD BCDE,(ps+HL) ..... 117
LD BCDE,(SP+HL) ..... 119
LD BCDE,(SP+n) ..... 120
LD BC,HL ..... 121
LD dd',BC ..... 122
LD dd',DE ..... 122
LD dd,mn ..... 123
LD dd,(mn) ..... 124
LD DE,HL ..... 125
LD EIR,A ..... 126
LD HL,BC ..... 127
LD HL,DE ..... 127
LD HL,IX ..... 128
LD HL,IY ..... 128
LD HL,LXPC
157
LD pd,JKHL
LD pd,JKHL ..... 158
LD pd,ps
159
159
LD pd,ps+d... ..... 161
LD pd,ps+HL ..... 163
LD pd,ps+IX ..... 165
LD pd,ps+IY ..... 167
LD pd,(HTR+HL) ..... 169
LD pd,(ps+d) ..... 170
LD pd,(ps+HL) ..... 172
LD pd,(SP+n) ..... 174
LD (SP+n),IX ..... 225
LD (SP+n),IY ..... 225
LD rr,(ps+d) ..... 175 ..... 226
LD rr,(ps+HL) 177 LD (SP+n),ps ..... 227
216
LD (pd+HL),A
217
217
LD (pd+HL),BCDE
LD (pd+HL),BCDE
218
218
LD ( $\mathrm{pd}+\mathrm{HL}$ ),JKHL
LD ( $\mathrm{pd}+\mathrm{HL}$ ),JKHL
219
219
LD (pd+HL),ps
LD (pd+HL),ps
220
220
LD (SP+HL), BCDE ..... 222
LD (SP+HL),JKHL ..... 223
LD (SP+n),BCDE ..... 226
LD (SP+n), HL ..... 224LD r,g179, 180 LDD
228
LD r,n 181 LDDR ..... 229LD r,(HL)182
LD r,(IX+d) ..... 183
LD r,(IY+d) ..... 183
LD SP,HL ..... 184
LDF HL,(lmn) ..... 232
LDF JKHL,(lmn) ..... 233LD SP.IX185
LD HL,(HL+d) ..... 130
LD HL,(IX+d) ..... 131
LD HL,(IY+d) ..... 130
LD HL,(mn) ..... 129
LD HL,(ps+BC) ..... 132 ..... 132
LD HL,(ps+d)
LD HL,(ps+d) ..... 133 ..... 133
LD HL,(SP+HL)
LD HL,(SP+HL) ..... 134 ..... 134
LD HL,(SP+n)
LD HL,(SP+n) ..... 137 ..... 137
LD HTR,A
LD HTR,A ..... 136 ..... 136
LD IIR,A ..... 126
LD IX,HL ..... 138
LD IX,mn ..... 139
LD IX,(mn) ..... 140
LD IX,(SP+n) ..... 141
LD IY,HL ..... 138
LD IY,mn ..... 139
LD IY,(mn)
LD IY,(mn) ..... 142 ..... 142
LD IY,(SP+n) ..... 143 ..... 143
LD JKHL, d
LD JKHL, d ..... 144 ..... 144
LD JKHL,(HL) ..... 146
LD JKHL,(IX+d) ..... 148
LD JKHL,(IY+d) ..... 148
LD JKHL,(mn) ..... 149
LD JKHL,(ps+d) ..... 150
LD JKHL,(ps+HL) ..... 151
LD JKHL,(SP+HL) ..... 147
LD JKHL,(SP+n) ..... 152
LD JK,mn ..... 153
LD JK,(mn) ..... 154
LD LXPC,HL
LD LXPC,HL ..... 187 ..... 187
LD pd,BCDE ..... 155 ..... 155
135 LD SPIX
LD SP,IY ..... 185
LD XPC,A ..... 186
LD (BC), A 188
LDDSR ..... 230
LDF A,(lmn) ..... 231
LDF BCDE,(lmn) ..... 233
LDF pd,(lmn) ..... 234235
LD (DE), A 188 LDF ( $\operatorname{lmn}$ ),BCDE LD (D),A ..... 238
191 LDF (lmn),HL LD (HL),BCDE ..... 237
LD (HL),JKHL 192 LDF (lmn),JKHL ..... 238
LD (HL), $n$ 189 LDF (lmn),ps ..... 239
LD (HL), r 190 LDF (lmn),rr ..... 240
LD (HL+d),HL ..... 193 ..... 228
LD (IX+d),BCDE 197 LDIR ..... 229
LD (IX+d),HL 194 LDISR ..... 230LD (IX+d),JKHL197 LDL pd,DELD (IX+d),n195 LDL pd,HL241242
LD (IX+d), 196 LDL pd,IX ..... 243
LD (IY+d),BCDE 198 LDL pd,IY ..... 244
199 LDL pd,mn LD (IY+d),HL ..... 245
LD (IY+d),JKHL 198 LDL pd,(SP+n) ..... 246
LD (IY+d),n 200 LDP HL,(HL) ..... 247
LD (IY+d), r 201 LDP HL,(IX) ..... 247
LD (mn),A 202 LDP HL,(IY) ..... 247
LD (mn),BCDE 206 LDP HL,(mn) ..... 248
LD (mn),HL 203 LDP IX,(mn) ..... 248
LD (mn),IX 204 LDP IY,(mn) ..... 248
LD (mn),IY ..... 204 ..... 249
LD (mn),JK ..... 207
LD (mn),JKHL LDP (IY),HL ..... 249249
LD (mn) ss 205 LDP (mn),HL ..... 250
LD (m),
LD (m),
LD (pd+BC),HL 208 LDP (mn),IX ..... 250
LD (pd+d), A 209 LDP (mn),IY

| LLJP cx, lxpc,mn | 255 | R |  | RRC (IY+d) .. | 327 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LLJP lxpc, mn | 256 |  |  | RRC 8,BCDE | 328 |
| LLRET | 257 | RDMODE | . 290 | RRC 8,JKHL | 328 |
| LRET | 258 | RES b,r | . 291 | RRCA | 329 |
| LSDDR | 259 | RES b,(HL) | . 292 | RST v .... | 330 |
| LSDR | 260 | RES b,(IX+d) | . 293 |  |  |
| LSIDR | 259 | RES b,(IY+d) | . 293 | S |  |
| LSIR | 260 | RET | . 294 |  | 31 |
|  |  | RET f | . 295 | SBC A, | ... 331 |
| M |  | RETI .. | . 296 | SBC A,r ... | , 333 |
|  |  | RL bb,BCDE | . 298 | SBC A,(HL) | 335 |
| MUL . | 261 | RL bb,JKHL | . 299 | SBC HL,ss . | 336 |
| MULU | 262 | RL BC ....... | . 297 | SBC (IX+d) | 337 |
| N |  | RL DE .... | . 300 | SBC (IY+d) | 337 |
|  |  | RL HL | . 297 | SBOX A | 338 |
| NEG | 263 | RL r | . 301 | SCF | 9 |
| NEG BCDE ...................... 264 |  | RL (HL) | . 302 | SET b, | 0 |
| NEG HL ............................ 265 |  | RL (IX+d) | . 303 | SET b, (HL) | 1 |
| NEG JKHL ................................ 264 |  | RL (IY+d) | . 303 | SET b,(IX+d) | 342 |
| NOP ......... | . 266 | RLA ....... | . 304 | SET b,(IY+d) | 342 |
| 0 |  | RLB A,BCDE | . 305 | SETSYSP mn. | 343 |
|  |  |  | RLB A,JKHL . | . 305 | SETUSR | 344 |
|  |  | RLC bb, BCDE | . 307 | SETUSRP mn | 345 |
| OR HL, DE | 268 | RLC bb,JKHL | . 308 | SJP label | 76 |
| OR IX,DE | 269 | RLC BC | . 306 | SLA bb,BCDE | 7 |
| OR IY,DE | 269 | RLC DE | . 306 | SLA bb,JKHL | 8 |
| OR JKHL,BCDE | 270 | RLC r | . 309 | SLA (HL) | 9 |
| OR n ................ | 271 | RLC (HL) ... | . 310 | SLA (IX+d) | 0 |
| OR r | 273 | RLC (IX+d) | . 311 |  | 0 |
| OR (HL) | 275 | RLC (IY+d) | . 311 | SLA (IY+d) | 1 |
| OR (IX+d) | 276 | RLC 8,BCDE | . 312 | SLL bb, BCDE | 351 |
| OR (IY+d) | . 276 | RLC 8,JKHL | . 312 | SRA bb, BCDE | 352 |
|  |  | RLCA | . 313 | SRA bb,JKHL | 2 |
| P |  | RR bb, BCDE | . 315 |  | 2 |
|  |  | RR bb,JKHL | . 315 | SRA r ............................. 353 |  |
| POP BCDE | 277 | RR BC ....... | . 314 | SRA (HL) | 354 |
| POP IP | 278 | RR DE | . 316 | SRA (IX+d) | 355 |
| POP IX | 279 | RR HL | . 316 | SRA (IY+d) | 355 |
| POP IY | 279 | RR IX | . 317 | SRL bb,BCDE . | 356 |
| POP JKHL | 277 | RR IY | . 317 | SRL bb,JKHL . | 356 |
| POP pd | . 280 | RR r | . 318 | SRL r ............................... 357 |  |
| POP SU | . 281 | RR (HL) | . 319 | SRL (HL) | 358 |
| POP zz | . 282 | RR (IX+d) | . 320 | SRL (IX+d) | 359 |
| PUSH BCDE | . 285 | RR (IY+d) | . 320 | SRL (IY+d) | 359 |
| PUSH IP | . 283 | RRA ....... | . 321 | SUB HL,DE ... | 360 |
| PUSH IX | . 284 | RRB A,BCDE | . 322 | SUB HL,JK ...................... 360 |  |
| PUSH IY | . 284 | RRB A,JKHL . | . 322 | SUB JKHL,BCD | 361 |
| PUSH JKHL | . 285 | RRC bb,BCDE | . 324 | SUB $n$ | . 362 |
| PUSH mn | . 286 | RRC bb,JKHL | . 324 | SUB r | 363, 364 |
| PUSH ps | . 287 | RRC BC ........ | . 323 | SUB (HL) . | .365, 366 |
| PUSH SU | . 288 | RRC DE | . 323 | SUB (IX+d) | 367 |
| PUSH zz | . 289 | RRC r | . 325 | SUB (IY+d) | 367 |
|  |  | RRC (HL) | . 326 | SURES | 368 |
|  |  | RRC (IX+d) | . 327 | SYSCALL | 369 |

LLJP cx,lxpc,mn ..................... 255
LLJP lxpc,mn .................... 256
LLRET ................................ 257
LRET .................................. 258
LSDDR ................................ 259
LSDR ................................... 260
LSIDR ................................. 259

MUL ................................... 261
MULU ................................. 262

NEG
263

NEG JKHL ........................... 264
NOP

267
OR HL,DE ........................... 268
OR IX,DE ............................ 269
OR IY,DE ............................. 269
OR JKHL,BCDE ................... 270
OR n .................................... 271
OR r ............................ 272, 273
OR (HL) ...................... 274, 275
OR (IX+d) ........................... 276
OR (IY+d) ........................... 276
P
POP BCDE ........................... 277
POP IP .................................. 278
POP IX ................................ 279
POP IY ................................. 279
POP JKHL ............................ 277
POP pd ................................ 280
POP SU ............................... 281
POP zz ................................. 282
PUSH BCDE ........................ 285
PUSH IP .............................. 283
PUSH IX .............................. 284
PUSH IY ............................... 284
PUSH JKHL

PUSH SU ............................ 288
PUSH zz .............................. 289
DMODE291
RES b,(HL)293
RES b,(IY+d) .....
RET f ..... 295RL bb,BCDE298RL BC297
RL DE297
RL r .....  301
RL (IX+d) ..... 303
RL (IY+d)304
RLB A,BCDE305
RLC bb,BCDE308
RLC BC306
RLC r .....  309311
RLC (IY+d)312
RLC 8,JKHL ..... 312RLCA315
RR bb,JKHL ..... 314
RR DE ..... 316
RR IX317RR318
RR (HL) .....  19320
RRA .....
RRB A,JKHL ..... 322
RRCb,BCDE324
RRC BC323
RRC r326
RRC (IX+d) ..... 327
RRC (IY+d) ..... 327
RRC 8,JKHL ..... 328RST330
S
A,332, 333
SBC A,(HL)336
SBC (IX+d) ..... 337SBOX A338
SCF340
SET b,(HL) ..... 34
SET b,(IY+d) ..... 342
YSP mi ..... 4
SETUSRP mn ..... 345SLA bb,BCDE347SLA r348
SLA (HL) ..... 349SLA (IY350
SLL bb,BCDE .....
SRA bb,BCDE ..... 352
SRAbb,JKHL ..... 5
SRA (HL) ..... 354SRA (IX+d)355
SRL bb,BCDE ..... 356SRL r357
SRL (HL) ..... 358SRL (IY359
SUB HL,DE ..... 360SUB JKHL, BCDE361
SUB 1363,364
SUB (HL)367
SUB (IY+d) ..... 367
SYSCALL ..... 369
SYSRET ..... 370

U
UMA ................................. 373
UMS ................................. 374
X
XOR HL,DE ....................... 375375
XOR JKHL,BCDE ..... 376
XOR n ..... 377
XOR r ..... 378, 379
XOR (HL) ..... 380, 381
XOR (IX+d) ..... 382
XOR (IY+d) ..... 382

## Rabbit Instructions Listed by Group

All Rabbit processor instructions are listed below by group. Note that some instructions have two entries, e.g., ADC A,r. The first one is for the Rabbit 2000/3000 version of the instruction. The second entry is for the Rabbit 4000 and newer processors.
Address Translation
CONVC pp ..... 48
CONVD pp ..... 49
Arithmetic Operations
8-Bit
ADC A,(HL) ..... 13, 14
ADC A, (IX+d) ..... 15
ADC A,(IY+d) ..... 15
ADC A,n ..... 10
ADC A,r ..... 11
ADC A,r ..... 12
ADD A,(HL) ..... 20, 21
ADD A,(IX+d) .....  22
ADD A,(IY+d) ..... 22
ADD A,n ..... 17
ADD A, r ..... 18
ADD A,r ..... 19
NEG ..... 263
SBC (IX+d) ..... 337
SBC (IY+d) ..... 337
SBC A,(HL) ..... 334
SBC A,(HL) ..... 335
SBC A, n ..... 331
SBC A,r ..... 332
SBC A,r ..... 333
SUB (HL) ..... 365
SUB (HL) ..... 366
SUB (IX+d) ..... 367
SUB (IY+d) ..... 367
SUB n ..... 362
SUB $r$ ..... 363
SUB r ..... 364
16-Bit
ADC HL,ss ..... 16
ADD HL, JK ..... 23
ADD HL,ss .....  24
ADD IX,xx ..... 25
ADD IY,yy ..... 25
ADD SP,d ..... 27
NEG HL ..... 265
SBC HL,ss ..... 336
SUB HL,DE ..... 360
SUB HL,JK ..... 360
UMS ..... 374
32-Bit
ADD JKHL,BCDE ..... 26
MUL ..... 261
MULU ..... 262
NEG BCDE ..... 264
NEG JKHL ..... 264
SUB JKHL,BCDE ..... 361
Bit Operations
BIT b,(HL) ..... 39
BIT b,(IX+d) ..... 40
BIT b,(IY+d) ..... 40
BIT b,r ..... 38
RES b,(HL) ..... 292
RES b,(IX+d) ..... 293
RES b,(IY+d) ..... 293
RES b,r ..... 291
SET b,(HL) ..... 341
SET b,(IX+d) ..... 342
SET b,(IY+d) ..... 342
SET b,r ..... 340
Block Copy
COPY ..... 50
COPYR ..... 51
LDDR ..... 229
LDDSR ..... 230
LDIR ..... 229
LDISR ..... 230
LSDDR ..... 259
LSDR ..... 260
LSIDR ..... 259
LSIR ..... 260
Byte Copy
LDD ..... 228
LDI ..... 228
Comparison
8-Bit
CP (HL) ..... 58
CP (HL) ..... 59
CP (IX+d) ..... 60
CP (IY+d) ..... 60
CP HL, d ..... 52
CP n ..... 55
CPr ..... 56
CPrx ..... 57
16-Bit
CP HL,DE ..... 53
32-Bit
CP JKHL,BCDE ..... 54
Control Transfer
CALL (HL) ..... 44
CALL (IX) ..... 44
CALL (IY) ..... 44
CALL mn ..... 43
DJNZ label ..... 67
DWJNZ label ..... 68
FSYSCALL ..... 81
JP (HL) ..... 94
JP (IX) ..... 95
JP (IY) ..... 95
JP cx,mn ..... 92
JP f,mn ..... 93
JP mn ..... 96
JR cc,label ..... 97
JR cx,label ..... 98
JR label ..... 99
JRE cc, label ..... 100
JRE cx,label ..... 101
JRE label ..... 102
LCALL x,mn ..... 103
LJP x,mn ..... 251
LLCALL (JKHL) ..... 253
LLCALL $\operatorname{lxpc}, \mathrm{mn}$ ..... 252
LLJP cc, 1 xpc ,mn ..... 254
LLJP cx,|xpc,mn ..... 255
LLJP $1 \times p \mathrm{~m}, \mathrm{mn}$ ..... 256
LLRET ..... 257
LRET ..... 258
RET ..... 294
RET $f$ ..... 295
RETI ..... 296
SJP label ..... 346
Encryption Support
IBOX A ..... 82
SBOX A ..... 338
Exchange Operations
EX (SP),HL ..... 76Logical Operations
8-Bit
AND (HL) ..... 35
AND (HL) ..... 36
AND (IX+d) ..... 37
AND (IY+d) ..... 37
AND n .....  32
AND $r$ .....  33
AND r ..... 34
CBM n ..... 45
OR (HL) .....  274
OR (HL) ..... 275
OR (IX+d) ..... 276
OR (IY+d) ..... 276
OR A ..... 267
OR n ..... 271
OR r ..... 272
XOR (HL) ..... 380
XOR (HL) ..... 381
XOR (IX+d) ..... 382
XOR (IY+d) ..... 382
XOR n ..... 377
XOR r ..... 378
16-Bit
AND HL,DE ..... 29
AND IX,DE ..... 30
AND IY,DE ..... 30
BOOL HL ..... 41
BOOL IX ..... 42
BOOL IY ..... 42
OR HL,DE ..... 268
OR IX,DE ..... 269
ORIY,DE ..... 269
TEST ..... 371,372
XOR HL,DE ..... 375
32-Bit
AND JKHL,BCDE ..... 31
OR JKHL,BCDE ..... 270
TEST ..... 372
XOR JKHL,BCDE ..... 376
Miscellaneous
47
CLR HL
61
CPL266
Rotate and Shift Operations
8-Bit
RL (HL) ..... 302
RL (IX+d) ..... 303
RL (IY+d) ..... 303
RL r ..... 301
RLA ..... 304
RLC (HL) ..... 310
RLC (IX+d) ..... 311
RLC ( $\mathrm{IY}+\mathrm{d}$ ) ..... 311
RLC r ..... 309
RLCA ..... 313
RR (HL) ..... 319
RR (IX+d) ..... 320
RR (IY+d) ..... 320
RR r ..... 318
RRA ..... 321
RRC (HL) ..... 326
RRC (IX+d) ..... 327
RRC (IY+d) ..... 327
RRC $r$ ..... 325
RRCA ..... 329
SLA (HL) ..... 349
SLA (IX+d) ..... 350
SLA (IY+d) ..... 350
SLA r ..... 348
SRA (HL) ..... 354
SRA (IX+d) ..... 355
SRA (IY+d) ..... 355
SRA r ..... 353
SRL (HL) ..... 358
SRL (IX+d) ..... 359
SRL (IY+d) ..... 359
SRL $r$ ..... 357
16-Bit
RL BC ..... 297
RLDE ..... 300
RL HL ..... 297
RLC BC ..... 306
RLC DE ..... 306
RR BC ..... 314
RR DE ..... 316
RR HL ..... 316
RRIX ..... 317
RRIY ..... 317
RRC BC ..... 323
RRC DE ..... 323
32-Bit
RL bb,BCDE ..... 298
RL bb,JKHL ..... 299
RLA 8,JKHL ..... 305
RLB A,BCDE ..... 305
RLC 8,BCDE ..... 312
RLC 8,JKHL ..... 312
RLC bb,BCDE ..... 307
RLC bb,JKHL ..... 308
RR bb,BCDE ..... 315
RR bb,JKHL ..... 315
RRB A,BCDE ..... 322
RRB A, JKHL ..... 322
RRC 8,BCDE ..... 328
RRC 8,JKHL ..... 328
RRC bb,BCDE ..... 324
RRC bb,JKHL ..... 324
SLA bb,BCDE ..... 347
SLA bb,JKHL ..... 347
SLL bb,BCDE ..... 351
SLL bb,JKHL ..... 351
SRA bb,BCDE ..... 352
SRA bb,JKHL ..... 352
SRL bb,BCDE ..... 356
SRL bb,JKHL ..... 356
Stack Operations
8-Bit
POP IP ..... 278
POP SU ..... 281
PUSH SU ..... 288
16-Bit
POP IX ..... 279
POP IY ..... 279
POP zz ..... 282
PUSH IP ..... 283
PUSH IX ..... 284
PUSH IY ..... 284
PUSH zz ..... 289
32-Bit
POP BCDE ..... 277
POP JKHL ..... 277
POP pd ..... 280
PUSH BCDE ..... 285
PUSH JKHL ..... 285Load Immediate Data to Register8-BitLD r,n181
16-Bit
LD dd,mn ..... 123
LD IX,mn ..... 139
LD IY,mn ..... 139
LD JK,mn ..... 153
32-Bit
LD BCDE,n ..... 118
LD JKHL,d ..... 144

## System/User Mode

FSYSCALL ..... 81
IDET ..... 83
POP SU ..... 281
PUSH SU ..... 288
RDMODE ..... 290
SETSYSP mn ..... 343
SETUSR ..... 344
SETUSRP mn ..... 345
SURES ..... 368
SYSCALL ..... 369
SYSRET ..... 370
Use of Specialized Registers
ADD SP,d ..... 27
LD EIR,A ..... 126
LD IIR,A ..... 126
LD LXPC,HL ..... 187
LD SP,HL ..... 184
LD SP,IX ..... 185
LD SP,IY ..... 185
LD XPC,A ..... 186
Xmem Access
LJP x,mn ..... 251
LLCALL (JKHL) ..... 253
LLCALL $\mathrm{xpc}, \mathrm{mn}$ ..... 252
LLJP cc, 1 xpc ,mn ..... 254
LLJP cx,lxpc,mn ..... 255
LLJP Ixpc,mn ..... 256
LLRET ..... 257
LRET ..... 258
Load Instructions
LD pd,klmn ..... 157
LDL pd,mn ..... 245
Store Immediate Data to Address
LD (HL),n ..... 189
LD (IX+d),n ..... 195
LD (IY+d),n ..... 200
Register to Register Load
8-Bit
LD A,EIR ..... 104
LD A,HTR ..... 105
LD A,IIR ..... 104
LD A,XPC ..... 106
LD EIR,A ..... 126
LD HTR,A ..... 136
LD IIR,A ..... 126
LD r,g ..... 179
LD r,g ..... 180
LD XPC,A ..... 186
12-Bit
LD HL,LXPC ..... 135
LD LXPC,HL ..... 187
16-Bit
LD BC,HL ..... 121
LD dd',BC ..... 122
LD dd',DE ..... 122
LD DE,HL ..... 125
LD HL,BC ..... 127
LD HL,DE ..... 127
LD HL,IX ..... 128
LD HL,IY ..... 128
LD IX,HL ..... 138
LD IY,HL ..... 138
LD SP,HL ..... 184
LD SP,IX ..... 185
LD SP,IY ..... 185
LDL pd,DE ..... 241
LDL pd,HL ..... 242
LDL pd,IX ..... 243
LDL pd,IY ..... 244
32-Bit
LD BCDE,ps ..... 112
LD JKHL,ps ..... 145
LD pd,BCDE ..... 155
LD pd,JKHL ..... 156
LD pd,ps ..... 158
LD pd,ps+d ..... 159
LD pd,ps+DE ..... 161
LD pd,ps+HL ..... 163
LD pd,ps+IX ..... 165
LD pd,ps+IY ..... 167
Address to Register Load
8-Bit
LD A,(BC) ..... 107
LD A,(DE) ..... 107
LD A, (IX+A) ..... 109
LD A,(IY+A) ..... 109
LD A,(mn) ..... 108
LD A,(ps+d) ..... 110
LD A,(ps+HL) ..... 111
LD r,(HL) ..... 182
LD r,(IX+d) ..... 183
LD r,(IY+d) ..... 183
16-Bit
LD dd,(mn) ..... 124
LD HL,(HL+d) ..... 130
LD HL,(IX+d) ..... 131
LD HL,(IY+d) ..... 130
LD HL,(mn) ..... 129
LD HL,(ps+BC) ..... 132
LD HL,(ps+d) ..... 133
LD HL,(SP+HL) ..... 134
LD HL,(SP+n) ..... 137
LD IX,(mn) ..... 140
LD IX,(SP+n) ..... 141
LD IY,(mn) ..... 142
LD IY,(SP+n) ..... 143
LD JK,(mn) ..... 154
LD rr,(ps+d) ..... 175
LD rr,(ps+HL) ..... 177
32-Bit
LD BCDE,(HL) ..... 113
LD BCDE,(IX+d) ..... 114
LD BCDE,(IY+d) ..... 114
LD BCDE,(mn) ..... 115
LD BCDE,(ps+d) ..... 116
LD BCDE,(ps+HL) ..... 117
LD BCDE,(SP+HL) ..... 119
LD BCDE,(SP+n) ..... 120
LD JKHL,(HL) ..... 146
LD JKHL,(IX+d) ..... 148
LD JKHL,(IY+d) ..... 148
LD JKHL,(mn) ..... 149
LD JKHL,(ps+d) ..... 150
LD JKHL,(ps+HL) ..... 151
LD JKHL,(SP+HL) ..... 147
LD JKHL,(SP+n) ..... 152
LD pd,(HTR+HL) ..... 169
LD pd,(ps+d) ..... 170
LD pd,(ps+HL) ..... 172
LD pd,(SP+n) ..... 174
LDL pd,(SP+n) ..... 246
Store Register to Address
8-Bit
LD (BC),A ..... 188
LD (DE),A ..... 188
LD (HL), r ..... 190
LD (IX+d), r ..... 196
LD (IY+d),r ..... 201
LD (mn),A ..... 202
LD (pd+d),A ..... 209
LD (pd+HL),A ..... 216
16-Bit
LD (HL+d),HL ..... 193
LD (IX+d),HL ..... 194
LD (IY+d), HL ..... 199
LD (mn), HL ..... 203
LD (mn),IX ..... 204
LD (mn),JK ..... 207
LD (mn),ss ..... 205
LD (pd+BC),HL ..... 208
LD (pd+d),HL ..... 211
LD (pd+d), rr ..... 214
LD (pd+HL),rr ..... 220
LD (SP+n), HL ..... 224
LD (SP+n), IX ..... 225
LD (SP+n),IY ..... 225
32-Bit
LD (HL),BCDE ..... 191
LD (HL), JKHL ..... 192
LD (IX+d), BCDE ..... 197
LD (IX+d), JKHL ..... 197
LD (IY+d),BCDE ..... 198
LD ( $\mathrm{I}+\mathrm{d}$ ), ,JKHL ..... 198
LD (mn),BCDE ..... 206
LD (mn),JKHL ..... 206
LD (pd+d),BCDE ..... 210
LD (pd+d), JKHL ..... 212
LD (pd+d),ps ..... 213
LD (pd+HL),BCDE ..... 217
LD ( $\mathrm{pd}+\mathrm{HL}$ ), JKHL ..... 218
LD (pd+HL),ps ..... 219
LD (SP+HL),BCDE ..... 222
LD (SP+HL),JKHL ..... 223
LD (SP+n),BCDE ..... 226
LD (SP+n),JKHL ..... 226
LD (SP+n),ps ..... 227
20-Bit Address Access
LDP (HL),HL ..... 249
LDP (IX),HL ..... 249
LDP (IY),HL ..... 249
LDP (mn),HL ..... 250
LDP (mn),IX ..... 250
LDP (mn),IY ..... 250
LDP HL,(mn) ..... 248
LDP IX,(mn) ..... 248
LDP IY,(mn) ..... 248
24-Bit Address Access
LDF (Imn),A ..... 236
LDF (Imn),BCDE ..... 238
LDF (Imn),HL ..... 237
LDF (Imn),JKHL ..... 238
LDF (Imn),ps ..... 239
LDF (Imn),rr ..... 240
LDF A,(Imn) ..... 231
LDF BCDE,(Imn) ..... 233
LDF HL,(Imn) ..... 232
LDF JKHL,(Imn) ..... 233
LDF pd,(Imn) ..... 234
LDF rr,(Imn) ..... 235

## Rabbit 3000A and Newer Processors

## New Instructions for the Rabbit 4000

ADD HL,JK . . . . . . . . . . . . . . . . . . . . . . . . 23
ADD JKHL,BCDE . . . . . . . . . . . . . . . . . . . . 26
AND JKHL,BCDE . . . . . . . . . . . . . . . . . . . . 31
CALL (HL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
CALL (IX) . . . . . . . . . . . . . . . . . . . . . . . . . . 44
CALL (IY) . . . . . . . . . . . . . . . . . . . . . . . . . . 44
CBM n . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
CLR HL . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
CONVC pp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
CONVD pp . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
COPY . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
COPYR . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
CP HL,d . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
CP HL,DE . . . . . . . . . . . . . . . . . . . . . . . . . 53
CP JKHL,BCDE . . . . . . . . . . . . . . . . . . . . . . 54
DWJNZ label ..... 68
EX BC,HL ..... 70
EX BC',HL ..... 71
EX JK,HL ..... 73
EX JK’,HL ..... 74
EX JKHL,BCDE ..... 75
EXP ..... 78
FLAG cc,HL ..... 80
FSYSCALL ..... 81
IBOX A ..... 82
JR cx,label ..... 98
JRE cc, label ..... 100
JRE cx,label ..... 101
JRE label ..... 102
LD (HL),BCDE ..... 191
LD (HL), JKHL ..... 192
LD (IX+d), BCDE ..... 197
LD (IX+d), JKHL ..... 197
LD (IY+d),BCDE ..... 198
LD (IY+d), JKHL ..... 198
LD (mn),BCDE ..... 206
LD (mn),JK ..... 207
LD (mn),JKHL .....  206
LD (pd+BC),HL .....  208
LD (pd+d),A ..... 209
LD (pd+d),BCDE ..... 210
LD (pd+d),HL ..... 211
LD (pd+d),JKHL ..... 212
LD (pd+d),ps ..... 213
LD (pd+d),rr ..... 214
LD (pd+HL),A ..... 216
LD ( $\mathrm{pd}+\mathrm{HL}$ ), BCDE ..... 217
LD (pd+HL),JKHL ..... 218
LD (pd+HL),ps ..... 219
LD (pd+HL),rr ..... 220
LD (SP+HL), BCDE ..... 222
LD (SP+HL), JKHL ..... 223
LD (SP+n),BCDE ..... 226
LD (SP+n), JKHL ..... 226
LD (SP+n),ps ..... 227
LD A,(IX+A) ..... 109
LD A,(IY+A) ..... 109
LD A,(ps+d) ..... 110
LD A,(ps+HL) ..... 111
LD BC,HL ..... 121
LD BCDE,(HL) ..... 113
LD BCDE,(IX+d) ..... 114
LD BCDE,(IY+d) ..... 114
LD BCDE,(mn) ..... 115
LD BCDE,(ps+d) ..... 116
LD BCDE,(ps+HL) ..... 117
LD BCDE,(SP+HL) ..... 119
LD BCDE,(SP+n) ..... 120
LD BCDE,n ..... 118
LD BCDE,ps ..... 112
LD DE,HL ..... 125
LD HL,(ps+BC) ..... 132
LD HL,(ps+d) ..... 133
LD HL,(SP+HL) ..... 134
LD HL,BC ..... 127
LD HL,DE ..... 127
LD HL,LXPC ..... 135
LD JK,(mn) ..... 154
LD JK,mn ..... 153
LD JKHL,(HL) ..... 146
LD JKHL,(IX+d) ..... 148
LD JKHL,(IY+d) ..... 148
LD JKHL,(mn) ..... 149
LD JKHL,(ps+d) ..... 150
LD JKHL,(ps+HL) ..... 151
LD JKHL,(SP+HL) ..... 147
LD JKHL,(SP+n) ..... 152
LD JKHL,d ..... 144
LD JKHL,ps ..... 145
LD LXPC,HL ..... 187
LD pd,(HTR+HL) ..... 169
LD pd,(ps+d) ..... 170
LD pd,(ps+HL) ..... 172
LD pd,(SP+n) ..... 174
LD pd,BCDE ..... 155
LD pd,JKHL ..... 156
LD pd,klmn ..... 157
LD pd,ps ..... 158
LD pd,ps+d ..... 159
LD pd,ps+DE ..... 161
LD pd,ps+HL ..... 163
LD pd,ps+IX ..... 165
LD pd,ps+IY ..... 167
LD rr,(ps+d) ..... 175
LD rr,(ps+HL) ..... 177
LDF (Imn),A ..... 236
LDF (Imn),BCDE ..... 238
LDF (Imn),HL ..... 237
LDF (Imn), JKHL ..... 238
LDF (Imn),ps ..... 239
LDF (Imn), rr ..... 240
LDF A,(Imn) ..... 231
LDF BCDE,(Imn) ..... 233
LDF HL,(Imn) ..... 232
LDF JKHL,(Imn) ..... 233
LDF pd,(Imn) ..... 234
LDF rr,(Imn) ..... 235
LDL pd,(SP+n) ..... 246
LDL pd,DE ..... 241
LDL pd,HL ..... 242
LDL pd,IX ..... 243
LDL pd,IY ..... 244
LDL pd,mn ..... 245
LLCALL (JKHL) ..... 253
LLCALL xpc ,mn ..... 252
LLJP cc, 1 xpc ,mn ..... 254
LLJP cx,Ixpc,mn ..... 255
LLJP $1 \times p \mathrm{~m}, \mathrm{mn}$ ..... 256
LLRET ..... 257
MULU ..... 262
NEG BCDE ..... 264
NEG HL ..... 265
NEG JKHL ..... 264
OR JKHL,BCDE ..... 270
POP BCDE ..... 277
POP JKHL ..... 277
POP pd ..... 280
PUSH BCDE ..... 285
PUSH JKHL ..... 285
PUSH mn ..... 286
PUSH ps ..... 287
RL bb,BCDE ..... 298
RL bb, JKHL ..... 299
RL BC ..... 297
RL HL ..... 297
RLB A,BCDE ..... 305
RLB A,JKHL ..... 305
RLC 8,BCDE ..... 312
RLC 8,JKHL ..... 312
RLC bb,BCDE ..... 307
RLC bb,JKHL ..... 308
RLC BC ..... 306
RLC DE ..... 306
RR bb,BCDE ..... 315
RR bb,JKHL ..... 315
RR BC ..... 314
RRB A,BCDE ..... 322
RRB A,JKHL ..... 322
RRC 8,BCDE ..... 328
RRC 8,JKHL ..... 328
RRC bb,BCDE ..... 324
RRC bb,JKHL ..... 324
RRC BC ..... 323
RRC DE ..... 323
SBOX A ..... 338
SETSYSP mn ..... 343
SETUSRP mn ..... 345
SLA bb,BCDE ..... 347
SLA bb,JKHL ..... 347
SLL bb,BCDE ..... 351
SLL bb,JKHL ..... 351
SRA bb,BCDE ..... 352
SRA bb,JKHL ..... 352
SRL bb,BCDE ..... 356
SRL bb,JKHL ..... 356
SUB HL,DE ..... 360
SUB HL, JK ..... 360
SUB JKHL,BCDE ..... 361
SYSRET ..... 370
TEST ..... 371,372
XOR HL,DE ..... 375
XOR JKHL,BCDE ..... 376
Changed Instructions for the Rabbit 4000
ADC A,(HL) ..... 14
ADC A,r ..... 12
ADD A,(HL) ..... 21
ADD A,r ..... 19
AND (HL) ..... 36
AND r ..... 34
CP (HL) ..... 59
CPr ..... 57
OR (HL) ..... 275
OR r ..... 273
SBC A,(HL) ..... 335
SBC A,r ..... 333
SUB (HL) ..... 366
SUB r ..... 364
XOR (HL) ..... 381
XOR r ..... 379
New Instructions for the Rabbit 3000A
IDET ..... 83
LDDSR ..... 230
LDISR ..... 230
LSDDR ..... 259
LSDR ..... 260
LSIDR ..... 259
LSIR ..... 260
POP SU ..... 281
PUSH SU ..... 288
RDMODE ..... 290
SETUSR ..... 344
SURES ..... 368
SYSCALL ..... 369
UMA ..... 373
UMS ..... 374

## Chapter 1. Definitions and Conventions

This chapter describes the formatting of information that explains the Rabbit assembly instructions. The symbols and condition codes used in the instruction mnemonics are listed and described. At the end of the chapter is a short list of definitions.

### 1.1 Instruction Table Key

For the most part, you will find three tables that explain an instruction. The Instruction table is defined by the following columns:

- Opcode: A hexadecimal representation of the value that the mnemonic instruction represents.
- Instruction: The mnemonic syntax of the instruction.
- Operation: A symbolic representation of the operation performed.


### 1.2 Clocks Table Key

The Clocks table states the number of clock cycles it takes to complete this instruction. The number of clocks instructions take follows a general pattern. There are several Rabbit instructions that do not adhere to this pattern. Some instructions take more clocks and some have been enhanced to take fewer clocks.

The clocking of every instruction is affected by the type of memory access enabled for instruction fetches. The Rabbit 2000 and 3000 only allow 8-bit memory accesses for fetching instructions, while the Rabbit 4000 and 5000 allow either 8 -bit or 16 -bit memory accesses. Since the Rabbit processors have instructions of various lengths, part of the instruction may be unaligned with the 16-bit memory alignment, so instruction clocks are listed for instructions when they either start on a 16-bit boundary (even address, or aligned) or not (odd address, or unaligned).

Table 1: Typical Clocks Breakdown

| Process | Clocks |
| :--- | :---: |
| Each byte of the opcode | 2 |
| Each data byte read | 2 |
| Write to memory or external IO | 3 |
| Write to internal IO | 2 |
| Internal operation or computation | 1 |

### 1.3 Flags, ALTD, and IOI/IOE Table Keys

The second table for an instruction identifies how executing that instruction affects the flags register and also how the instruction is affected by the instruction prefixes ALTD, IOI and IOE.

Table 2: Flag Register Key

| S | Z | L/v | C | Description |
| :---: | :---: | :---: | :---: | :--- |
| - |  |  |  | Sign flag affected; set if result is negative, cleared if result is <br> positive |
| - |  |  |  | Sign flag not affected |
|  | - |  |  | Zero flag affected; set if result is zero, cleared if result is not <br> zero. |
|  | - |  |  | Zero flag not affected |
|  |  | L |  | Logical/Overflow flag contains logical check result; set if <br> result is one, cleared if result is zero. |
|  |  | V |  | Logical/Overflow flag set on arithmetic overflow result, <br> cleared if there was no arithmetic overflow |
|  |  | 0 |  | Logical/Overflow flag is cleared |
|  |  | - |  | Logical/Overflow flag is affected |
|  |  |  | - | Carry flag is affected |
|  |  |  | - | Carry flag is not affected |
|  |  |  | 0 | Carry flag is cleared |
|  |  |  | 1 | Carry flag is set |

Table 3: ALTD ("A" Column) Symbol Key

| Flag |  |  |  |
| :---: | :---: | :---: | :--- |
| F | R | SP |  |
| • |  |  | ALTD selects alternate flags |
|  | $\bullet$ |  | ALTD selects alternate destination register |
|  |  | $\bullet$ | ALTD operation is a special case |

Table 4: IOI and IOE ("I" Column) Symbol Key

| Flag |  | Description |  |
| :---: | :---: | :---: | :---: |
| S | D |  |  |
| $\bullet$ |  | IOI and IOE affect source |  |
|  | $\bullet$ | IOI and IOE affect destination |  |

### 1.4 Memory Modes

There are two memory modes available in the Rabbit 2000 and Rabbit 3000: logical and physical. The Rabbit 4000 and newer Rabbit processors have three memory modes: logical, physical and pointer indirect.

### 1.5 Instruction Symbols Key

This table describes the symbols used in the instruction descriptions.
Table 5: Symbols Used in Instruction Descriptions

| Symbol | Symbol Meaning |
| :---: | :---: |
| b | Bit select $(000=$ bit $0,001=$ bit $1,010=$ bit $2,011=$ bit $3,100=$ bit $4,101=$ bit 5 , $110=$ bit $6,111=$ bit 7 ) |
| bb | Determines number of times (1,2 or 4 ) to repeat certain rotate and shift instructions. |
| cc | Condition code select ( $00=$ NZ, $01=\mathrm{Z}, 10=\mathrm{NC}, 11=\mathrm{C}$ ) |
| cx | Condition code select ( $00=$ GT, $01=$ GTU, $10=$ LT, $11=$ V |
| d | 8 -bit signed integer, in the range [-128, 127]. Expressed in two's complement. |
| dd | 16 -bit register select-destination ( $00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{HL}, 11=\mathrm{SP}$ ) |
| dd' | 16 -bit register select-alternate( $00=\mathrm{BC}^{\prime}, 01=\mathrm{DE}^{\prime}, 10=\mathrm{HL}^{\prime}$ ) |
| $e^{a}$ | 8 -bit signed displacement in the range [-128, 127] added to PC |
| $e e^{\text {b }}$ | 16-bit signed displacement in the range [-32768, 32767] added to PC |
| f | $\begin{aligned} & \text { Condition code select }(000=\mathrm{NZ}, 001=\mathrm{Z}, 010=\mathrm{NC}, 011=\mathrm{C}, 100=\mathrm{LZ} / \mathrm{NV}, 101 \\ & =\mathrm{LO} / \mathrm{V}, 110=\mathrm{P}, 111=\mathrm{M}) \end{aligned}$ |
| m | Most significant bits (MSB) of a 16-bit constant |
| $m n$ | 16-bit constant |
| 1 mn | 24-bit constant |
| lxpc | 12-bit XPC |
| n | 8 -bit constant or the least significant bits (LSB) of a 16-bit constant |
| ps, pd | 32-bit register select: $1000=$ PW, $1001=$ PX, $1010=$ PY, $1011=$ PZ |
| pp | 32-bit register select: $00=\mathrm{PW}, 01=\mathrm{PX} 10=\mathrm{PY}, 11=\mathrm{PZ}$ |
| $r, g$ | 8-bit register select: $000=\mathrm{B}, 001=\mathrm{C}, 010=\mathrm{D}, 011=\mathrm{E}, 100=\mathrm{H}, 101=\mathrm{L}, 111=\mathrm{A}$ |
| $r r$ | 16-bit register select: $\quad 00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{IX}, 11=\mathrm{IY}$ |
| ss | 16-bit register select-source: $00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{HL}, 11=\mathrm{SP}$ |
| v | Restart address select: $010=0020 \mathrm{~h}, 011=0030 \mathrm{~h}, 100=0040 \mathrm{~h}, 101=0050 \mathrm{~h}$, $111=0070 \mathrm{~h}$ |
| $x$ | 8-bit constant to load into the XPC |
| xx | 16 -bit register select: $00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{IX}, 11=\mathrm{SP}$ |
| YY | 16 -bit register select: $00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{IY}, 11=\mathrm{SP}$ |
| $z z$ | 16-bit register select: $00=\mathrm{BC}, 01=\mathrm{DE}, 10=\mathrm{HL}, 11=\mathrm{AF}$ |

a. The assembler translates a 16-bit constant or label to the 8 -bit signed displacement.
b. The assembler translates a 16 -bit constant or label to the 16 -bit signed displacement.

### 1.6 Condition Codes

This section describes the condition codes you will see in Rabbit instructions or that are recognized by the Rabbit assembler.

Table 6: Condition Code Descriptions

| Condition | Flag Bit Value | Description |
| :---: | :---: | :---: |
| NZ, NEQ | $\mathrm{Z}=0$ | The "Not Zero" or "Not Equal" condition is true if the result of the operation is not zero. <br> By convention, NZ is used in conjunction with instructions like the BIT instruction and NEQ is more appropriate in conjunction with compare instructions. |
| Z, EQ | $\mathrm{Z}=1$ | The "Zero" or "Equal" condition is true if the result of the operation is zero. <br> By convention, Z is used in conjunction with instructions like the BIT instruction and EQ is more appropriate in conjunction with compare instructions. |
| NC | $\mathrm{C}=0$ | The "No Carry" condition is true if the operation does not cause a carry. |
| C, LTU | $\mathrm{C}=1$ | The "Carry" condition is true if the operation causes a carry. |
| GT | $(\mathrm{Z}$ or $(\mathrm{S}$ xor V$)$ ) $=0$ | The "Greater Than" condition is true if the Z flag is zero and the $\mathrm{L} / \mathrm{V}$ flag and the S flag are either both one or both zero. |
| LT | $(\mathrm{S}$ xor V) $=1$ | The "Less Than" condition is true when the S flag is one and there is no arithmetic overflow ( $\mathrm{L} / \mathrm{V}=0$ ); or the S flag is zero and there is arithmetic overflow ( $\mathrm{L} / \mathrm{V}=1$ ). |
| GTU | $((\mathrm{C}=0)$ and $(\mathrm{Z}=0)$ ) $=1$ | The "Greater Than Unsigned" condition is true if the C flag and Z flag are both zero. |
| P | $\mathrm{S}=0$ | The "Positive" condition is true if the S flag is zero. |
| M | $\mathrm{S}=1$ | The "Minus" condition is true if the S flag is one. |
| LZ | $\mathrm{L} / \mathrm{V}=0$ | The "Logic Zero" condition is true if all of the four most significant bits of the operation's result are zero. |
| LO | L/V=1 | The "Logic One" condition is true if one or more of the four most significant bits of the operation's result are one. |
| NV | $\mathrm{L} / \mathrm{V}=0$ | The "No Overflow" condition is true if the arithmentic operation causes no overflow |
| V | $\mathrm{L} / \mathrm{V}=1$ | The "Overflow" condition is true if the arithmentic operation causes an overflow |

### 1.7 Definitions

This section defines some symbols, terms and representations that are used in this manual.
@PC
16 -bit constant for the current code location.

## CF

Represents the carry flag. The letter "C" also represents the carry flag, but only in the table heading that describes the bits in the flags register; otherwise, it represents the 8 -bit Rabbit register.

## Arithmetic Overflow

An arithmetic overflow happens when the result of an arithmetic operation is larger than the register or memory location in which it is stored. The Rabbit sets the overflow flag "V" when this happens.

## Atomic

Describes an operation that is indivisible. It must happen completely or not at all. All Rabbit instructions are atomic except for the move instructions (LDDR, etc.) that are interruptible between iterations. Some are "chained-atomic," meaning that the instruction's atomicity is extended to the instruction immediately following it.

## Little Endian

This is the byte-ordering method used by the Rabbit microprocessor. Numbers are stored low-byte first. You will see evidence of this in the opcode of instructions that take a multi-byte value; e.g., the opcode for the instruction "JP mn" is " C 3 n m " where the low-byte of the 16 -bit constant comes before the high-byte.

## Long Logical Address

This is a 32 -bit address ( 0 xFFFFxxxx ) that is treated as a logical address, i.e., it is passed through the MMU for translation. The upper 16 bits are all ones. Only the lower 16 bits are significant.

## Shift Operations

The Rabbit has shift left and shift right instructions. Most of the shift instructions work on bits, but some (RLA and RRA) work at the byte level. Basically, a bit-level left shift accomplishes a multiply by 2 and a bit-level right shift does integer division by 2 .
Bitwise shift operations are further distinquished by logical and arithmetic variations. For left shifts, there is no functional difference between a logical and arithmetic shift. However, for right shifts there is a difference: logical right shifts shift in a zero to the high-order bit, whereas for arithmetic right shifts, the high-bit is sign-extended.

## Signed and Unsigned

Signed numbers can be either positive or negative. The high bit is the sign bit. A " 1 " means the number is negative; a " 0 " means it is positive.

Unsigned numbers are always positive. The benefit of using unsigned is that it doubles the number of unique positive numbers available.

## Two's Complement

Integer representation method that makes the circuitry for addition and subtraction less complex. The Rabbit uses two's complement. This means that all negative integers have a " 1 " in their high bit. For example, let's say the integer is -2 . To find its two's complement representation you take the binary representation of 2 , then invert all the bits and add one. The binary representation of 2 is: 00000010 ; inverting the bits gives: 11111101 ; and adding one: 11111110 ; which is $0 x F E$ in hex. So, $0 x$ FE is the two's complement representation of -2 .

## Chapter 2. Rabbit Processor Registers

The registers of the Rabbit family of microprocessors can be divided into two categories: processor registers and I/O registers. That last category can be divided further: parallel port registers, serial port registers, memory control registers, timer registers, etc. Information on I/O registers can be found in the Rabbit chip manuals and in the Dynamic C help file, accessible by selecting "I/O Registers" from the help menu.
The registers discussed in this chapter are the processor registers. These are the registers that are used in the Rabbit instruction set.

### 2.1 Rabbit 2000/3000 Processor Registers

The Rabbit 2000 and Rabbit 3000 microprocessors have identical processor register sets. The following table provides details.

Table 1. Rabbit 2000/3000 Register Set

| Registers | 8-Bit | $\mathbf{1 6}$-Bit | Alternate Register |
| :--- | :---: | :---: | :---: |
| Accumulators | A | HL | $\mathrm{A}^{\prime}, \mathrm{HL}^{\prime}$ |
| Flags $^{\mathrm{a}}$ | F |  | F |
| General Purpose | $\mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}, \mathrm{L}$ | $\mathrm{BC}, \mathrm{DE}$ | $\mathrm{B}^{\prime}, \mathrm{C}^{\prime}, \mathrm{D}^{\prime}, \mathrm{E}^{\prime}, \mathrm{H}^{\prime}, \mathrm{L}^{\prime}$ |
| $\mathrm{BC}^{\prime}, \mathrm{DE}^{\prime}$ |  |  |  |$]$| None |
| :--- |
| Index |
| Stack Pointer |
| Program Counter |
| Xmem Program <br> Counter |
| XPC |
| Interrupt Priority |
| IX, IY |

a. $\mathrm{S}=$ Sign, $\mathrm{Z}=\mathrm{Zero}$, LV=Logical/Overflow, $\mathrm{C}=$ Carry. Bits marked " x " are reserved for future use.

Flag Bits


### 2.2 Rabbit 4000/5000 Processor Registers

The Rabbit 4000 and Rabbit 5000 microprocessors have identical processor register sets. The following table provides details. The Rabbit 4000 and 5000 have an expanded register set compared to the Rabbit 2000 and 3000.

Table 2. Rabbit 4000/5000 Register Set

| Registers | 8-Bit | 16-Bit | 32-Bit | Alternate Registers |
| :---: | :---: | :---: | :---: | :---: |
| Accumulators | A | HL |  | $\mathrm{A}^{\prime}, \mathrm{HL}^{\prime}$ |
| Flags ${ }^{\text {a }}$ | F |  |  | $\mathrm{F}^{\prime}$ |
| General Purpose | B, C, D, E, H, L | BC, DE, JK | BCDE, JKHL | $\begin{aligned} & \mathrm{B}^{\prime}, \mathrm{C}^{\prime}, \mathrm{D}^{\prime}, \mathrm{E}^{\prime}, \mathrm{H}^{\prime}, \mathrm{L}^{\prime} \\ & \mathrm{BC}^{\prime}, \mathrm{DE}^{\prime}, \mathrm{JK}^{\prime} \\ & \mathrm{BCDE}^{\prime}, \mathrm{JKHL} \end{aligned}$ |
| Index |  | IX, IY | PW, PX, PY, PZ | $\mathrm{PW}^{\prime}, \mathrm{PX}^{\prime}, \mathrm{PY}^{\prime}, \mathrm{PZ}^{\prime}$ |
| Stack Pointer |  | SP |  | None |
| Program Counter |  | PC |  | None |
| Xmem Program Counter | XPC | XPC (low 12 <br> bits valid) |  | None |
| Interrupt Priority | IP |  |  | None |
| Internal Interrupt | IIR | SP |  | None |
| External Interrupt | EIR | PC |  | None |
| System/User Mode | SU |  |  | None |
| Handle Table Register | HTR |  |  | None |

a. S=Sign, Z=Zero, LV=Logical/Overflow, C=Carry. Bits marked " $x$ " are reserved for future use.

Flag Bits

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 7 \\
\hline \mathrm{~S} & \mathrm{Z} & \mathrm{x} & \mathrm{x} & \mathrm{x} & \mathrm{~L} / \mathrm{V} & \mathrm{x} & \mathrm{C} \\
\hline
\end{array}
$$

## Chapter 3. OpCode Descriptions

This chapter includes complete descriptions for all Rabbit processor instructions. The instructions are listed alphabetically, with any Rabbit 2000/3000 instructions preceding their Rabbit 4000/5000 counterparts.

ADC A, $n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $\mathrm{CE} n$ | $\mathrm{ADC} \mathrm{A}, n$ | $\mathrm{~A}=\mathrm{A}+n+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  |  | IOI/IOE |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

The 8 -bit constant $n$ is summed with the $C$ flag and $A$. The sum is stored in $A$.
The Rabbit 4000/5000 assemblers view "ADC A,n" and "ADC n" as equivalent instructions. In the latter case, $A$ is used even though it is not explicitly stated.

ADC A,r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | ADC A, $r$ | $\mathbf{A}=\mathrm{A}+r+\mathrm{CF}$ |
| 8 F | ADC A,A | $\mathrm{A}=\mathrm{A}+\mathrm{A}+\mathrm{CF}$ |
| 88 | ADC A,B | $\mathrm{A}=\mathrm{A}+\mathrm{B}+\mathrm{CF}$ |
| 89 | ADC A,C | $\mathrm{A}=\mathrm{A}+\mathrm{C}+\mathrm{CF}$ |
| 8 A | ADC A,D | $\mathrm{A}=\mathrm{A}+\mathrm{D}+\mathrm{CF}$ |
| 8 B | ADC A,E | $\mathrm{A}=\mathrm{A}+\mathrm{E}+\mathrm{CF}$ |
| 8C | ADC A,H | $\mathrm{A}=\mathrm{A}+\mathrm{H}+\mathrm{CF}$ |
| 8D | ADC A,L | $\mathrm{A}=\mathrm{A}+\mathrm{L}+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

A is summed with the $C$ flag and with $r$ (any of the 8 -bit registers $A, B, C, D, E, H$, or $L$ ). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000/5000.

ADC A, r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | ADC A,r | $\mathrm{A}=\mathrm{A}+r+\mathrm{CF}$ |
| 7F 8F | ADC A,A | $\mathrm{A}=\mathrm{A}+\mathrm{A}+\mathrm{CF}$ |
| 7F 88 | ADC A,B | $\mathrm{A}=\mathrm{A}+\mathrm{B}+\mathrm{CF}$ |
| 7F 89 | ADC A,C | $\mathrm{A}=\mathrm{A}+\mathrm{C}+\mathrm{CF}$ |
| 7F 8A | ADC A,D | $\mathrm{A}=\mathrm{A}+\mathrm{D}+\mathrm{CF}$ |
| 7F 8B | ADC A,E | $\mathrm{A}=\mathrm{A}+\mathrm{E}+\mathrm{CF}$ |
| 7F 8C | ADC A,H | $\mathrm{A}=\mathrm{A}+\mathrm{H}+\mathrm{CF}$ |
| 7F 8D | ADC A,L | $\mathrm{A}=\mathrm{A}+\mathrm{L}+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

A is summed with the C flag and with $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A. The Rabbit 4000/5000 assemblers view "ADC A,r" and "ADC r" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

ADC A, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 8 E | $\mathrm{ADC} \mathrm{A},(\mathrm{HL})$ | $\mathrm{A}=\mathrm{A}+(\mathrm{HL})+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | V | - | - | - |  | - |  |

## Description

A is summed with the C flag and with the data whose address is in HL.The result is stored in A . The opcode for this instruction is different than the same instruction in the Rabbit 4000 and 5000.

## ADC A, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7 F 8 E | $\mathrm{ADC} \mathrm{A},(\mathrm{HL})$ | $\mathrm{A}=\mathrm{A}+(\mathrm{HL})+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 5 | 5 | 5 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  | IOI/IOE |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

The data in A is summed with the C flag and with the data whose address is in HL.The result is stored in A. The Rabbit 4000/5000 assemblers view "ADC A,(HL)" and "ADC (HL)" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

ADC A, (IX+d)
ADC A, (IY+d)

| Opcode | Instruction | Operation |
| :--- | ---: | :--- |
| $\mathrm{DD} 8 \mathrm{E} d$ | $\mathrm{ADC} \mathrm{A},(\mathrm{IX}+d)$ | $\mathrm{A}=\mathrm{A}+(\mathrm{IX}+d)+\mathrm{CF}$ |
| $\mathrm{FD} 8 \mathrm{E} d$ | $\mathrm{ADC} \mathrm{A},(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A}+(\mathrm{IY}+d)+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

A is summed with the C flag and with the data whose address is:

- the sum of IX and the 8 -bit signed displacement value $d$, or
- the sum of IY and the 8 -bit signed displacement value $d$.

The result is stored in A.
The Rabbit 4000/5000 assemblers view "ADC A,(IX+d)" and "ADC (IX+d)" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated. The same is true for "ADC A,(IY+d)" and "ADC (IY+d)."

## ADC HL, ss

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | ADC HL,ss | $\mathbf{H L}=\mathbf{H L}+\boldsymbol{s} \boldsymbol{s}+\mathbf{C F}$ |
| ED 4A | ADC HL,BC | $\mathrm{HL}=\mathrm{HL}+\mathrm{BC}+\mathrm{CF}$ |
| ED 5A | ADC HL,DE | $\mathrm{HL}=\mathrm{HL}+\mathrm{DE}+\mathrm{CF}$ |
| ED 6A | ADC HL,HL | $\mathrm{HL}=\mathrm{HL}+\mathrm{HL}+\mathrm{CF}$ |
| ED 7A | ADC HL,SP | $\mathrm{HL}=\mathrm{HL}+\mathrm{SP}+\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

HL is summed with the C flag and with $s$ (any of $\mathrm{BC}, \mathrm{DE}, \mathrm{HL}$, or SP ). The result is stored in HL.

ADD A, $n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $\mathrm{C} 6 n$ | ADD A,$n$ | $\mathrm{~A}=\mathrm{A}+n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | V | - | - | $\bullet$ |  |  |  |

## Description

A is summed with the 8 -bit constant $n$. The result is stored in A.
The Rabbit 4000/5000 assemblers view "ADD A,n" and "ADD n" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.

ADD A, r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-\sim$ | ADD A, $r$ | $\mathrm{~A}=\mathrm{A}+\boldsymbol{r}$ |
| 87 | ADD A,A | $\mathrm{A}=\mathrm{A}+\mathrm{A}$ |
| 80 | ADD A,B | $\mathrm{A}=\mathrm{A}+\mathrm{B}$ |
| 81 | ADD A,C | $\mathrm{A}=\mathrm{A}+\mathrm{C}$ |
| 82 | ADD A,D | $\mathrm{A}=\mathrm{A}+\mathrm{D}$ |
| 83 | ADD A,E | $\mathrm{A}=\mathrm{A}+\mathrm{E}$ |
| 84 | ADD A,H | $\mathrm{A}=\mathrm{A}+\mathrm{H}$ |
| 85 | ADD A,L | $\mathrm{A}=\mathrm{A}+\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | V | - | - | - |  |  |  |

## Description

A is summed with $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A.
The opcodes for these instructions are different than the same instructions in the Rabbit 4000 and 5000.

ADD A,r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | ADD A, $r$ | $\mathrm{~A}=\mathrm{A}+r$ |
| 7F 87 | ADD A,A | $\mathrm{A}=\mathrm{A}+\mathrm{A}$ |
| 7F 80 | ADD A,B | $\mathrm{A}=\mathrm{A}+\mathrm{B}$ |
| 7F 81 | ADD A,C | $\mathrm{A}=\mathrm{A}+\mathrm{C}$ |
| 7F 82 | ADD A,D | $\mathrm{A}=\mathrm{A}+\mathrm{D}$ |
| 7F 83 | ADD A,E | $\mathrm{A}=\mathrm{A}+\mathrm{E}$ |
| 7F 84 | ADD A,H | $\mathrm{A}=\mathrm{A}+\mathrm{H}$ |
| 7F 85 | ADD A,L | $\mathrm{A}=\mathrm{A}+\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

A is summed with $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A.The Rabbit 4000/5000 assemblers view "ADD A,r" and "ADD r" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

ADD A, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 86 | ADD A,(HL) | $\mathrm{A}=\mathrm{A}+(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | V | - | - | - |  | - |  |

## Description

A is summed with the data whose address is in HL. The result is stored in A.
The opcode for this instruction is different than the same instruction in the Rabbit 4000 and 5000.

ADD A, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7F 86 | ADD A,(HL) | $\mathrm{A}=\mathrm{A}+(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 5 | 5 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

A is summed with the data whose address is in HL. The result is stored in A. The Rabbit 4000/5000 assemblers view "ADD A,(HL)" and "ADC (HL)" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

ADD A, (IX+d)
ADD A, (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD $86 d$ | ADD A,(IX+d) | $\mathrm{A}=\mathrm{A}+(\mathrm{IX}+d)$ |
| FD $86 d$ | ADD A,$(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A}+(\mathrm{IY}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

A is summed with the data whose address is:

- the sum of IX and the 8 -bit signed displacement value $d$, or
- the sum of IY and the 8 -bit signed displacement value $d$

The result is stored in A.
The Rabbit 4000/5000 assemblers view "ADD A,(IX+d)" and "ADD (IX+d)" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated. The same is true for "ADD A,(IY+d)" and "ADD (IY+d)."

## ADD HL, JK

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 65 | ADD HL,JK | $\mathrm{HL}=\mathrm{HL}+\mathrm{JK}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

HL is summed with JK. The result is stored in HL.

ADD HL, ss

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | ADD HL, $\boldsymbol{s} \boldsymbol{s}$ | $\mathbf{H L}=\mathbf{H L}+\boldsymbol{s} \boldsymbol{s}$ |
| 09 | ADD HL,BC | $\mathrm{HL}=\mathrm{HL}+\mathrm{BC}$ |
| 19 | ADD HL,DE | $\mathrm{HL}=\mathrm{HL}+\mathrm{DE}$ |
| 29 | ADD HL,HL | $\mathrm{HL}=\mathrm{HL}+\mathrm{HL}$ |
| 39 | ADD HL,SP | $\mathrm{HL}=\mathrm{HL}+\mathrm{SP}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

HL is summed with $s s$ (any of the registers BC, DE, HL, or SP). The result is stored in HL.

ADD IX, $x X$
ADD IY, YY

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | ADD IX, xx | $\mathbf{I X}=\mathbf{I X}+\mathbf{x x}$ |
| DD 09 | ADD IX,BC | IX = IX + BC |
| DD 19 | ADD IX,DE | IX = IX + DE |
| DD 29 | ADD IX,IX | $I X=I X+I X$ |
| DD 39 | ADD IX,SP | $\mathrm{IX}=\mathrm{IX}+\mathrm{SP}$ |
| - | ADD IY, $Y Y$ | $I Y=I Y+Y Y$ |
| FD 09 | ADD IY,BC | $\mathrm{IY}=\mathrm{IY}+\mathrm{BC}$ |
| FD 19 | ADD IY,DE | $\mathrm{IY}=\mathrm{IY}+\mathrm{DE}$ |
| FD 29 | ADD IY,IY | $I Y=I Y+I Y$ |
| FD 39 | ADD IY,SP | $I Y=I Y+S P$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

IX or IY is summed with either itself or any of the registers $\mathrm{BC}, \mathrm{DE}$ or SP . The result is stored in IX or IY.

ADD JKHL, BCDE

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| ED C6 | ADD JKHL,BCDE | JKHL $=$ JKHL + BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

JKHL is summed with BCDE. The result is stored in JKHL.

ADD SP, d

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $27 d$ | $\mathrm{ADD} \mathrm{SP}, d$ | $\mathrm{SP}=\mathrm{SP}+d$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

SP is summed with the 8 -bit signed displacement $d$. The result is stored in SP.

## ALTD

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 76 | ALTD | Sets alternate register destination for fol- <br> lowing instruction. |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

This instruction prefix causes the instruction immediately following it to affect:

- the alternate flags, which is signified by " $\cdot$ " in the " $F$ " column in the table above; or
- the alternate registers for the destination of the data, signified by "•" in the "R" column; or
- both of the above; or
- the instruction is not affected.

ALTD also causes special alternate register uses that are unique to some instructions (signified by " $\bullet$ " in the "SP" column). The instructions are:

```
EX BC,HL
EX DE,HL
EX JK',HL
EX BC',HL
EX DE',HL
```

How ALTD affects an instruction is noted in the Flags table for that instruction.

## Example

The instruction: "ALTD ADD HL,DE" would add DE to HL and store the result in the alternate register HL' instead of in HL. In the information for "ADD HL,DE" both the columns " $F$ " and " $R$ " are marked, meaning that not only is the alternate register used, but so is the alternate flag.
The instructions "ALTD LD DE,BC" and "LD DE',BC" both load the data in BC into the alternate register $D E$ because the Dynamic $C$ assembler recognizes them as the same instruction.

```
AND HL,DE
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DC | AND HL,DE | HL = HL \& DE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | L | 0 | - | - |  |  |  |

## Description

Performs a bitwise AND operation between the word in HL and the word in DE. The result is stored in HL.

AND IX,DE
AND IY,DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD DC | AND IX,DE | IX = IX \& DE |
| FD DC | AND IY,DE | IY = IY \& DE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ |  |  |  |  |  |  |  |

## Description

Performs a bitwise AND operation between IX or IY and DE. The result is stored in IX or IY.

## AND JKHL, BCDE

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| ED E6 | AND JKHL,BCDE | JKHL $=$ JKHL \& BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs a bitwise AND operation between the 32-bit registers JKHL and BCDE. The result is stored in JKHL.

AND $n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| E6 $n$ | AND $n$ | $\mathrm{~A}=\mathrm{A} \& n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\cdot$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Performs a bitwise AND operation between A and the 8 -bit constant $n$. The result is stored in A.
The Rabbit 4000/5000 assemblers view "AND A,n" and "AND n" as equivalent instructions.

```
AND \(r\)
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | AND $r$ | $\mathrm{~A}=\mathrm{A} \& \boldsymbol{r}$ |
| A7 | AND A | $\mathrm{A}=\mathrm{A} \& \mathrm{~A}$ |
| A0 | AND B | $\mathrm{A}=\mathrm{A} \& \mathrm{~B}$ |
| A1 | AND C | $\mathrm{A}=\mathrm{A} \& \mathrm{C}$ |
| A2 | AND D | $\mathrm{A}=\mathrm{A} \& \mathrm{D}$ |
| A3 | AND E | $\mathrm{A}=\mathrm{A} \& \mathrm{E}$ |
| A4 | AND H | $\mathrm{A}=\mathrm{A} \& \mathrm{H}$ |
| A5 | AND L | $\mathrm{A}=\mathrm{A} \& \mathrm{~L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs a bitwise AND operation between A and $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000 and 5000.

AND $r$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | AND $r$ | $\mathrm{~A}=\mathrm{A} \& \boldsymbol{r}$ |
| 7F A7 | AND A | $\mathrm{A}=\mathrm{A} \& \mathrm{~A}$ |
| 7F A0 | AND B | $\mathrm{A}=\mathrm{A} \& \mathrm{~B}$ |
| 7F A1 | AND C | $\mathrm{A}=\mathrm{A} \& \mathrm{C}$ |
| 7F A2 | AND D | $\mathrm{A}=\mathrm{A} \& \mathrm{D}$ |
| 7F A3 | AND E | $\mathrm{A}=\mathrm{A} \& \mathrm{E}$ |
| 7F A4 | AND H | $\mathrm{A}=\mathrm{A} \& \mathrm{H}$ |
| 7F A5 | AND L | $\mathrm{A}=\mathrm{A} \& \mathrm{~L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs a bitwise AND operation between A and $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A. The Rabbit 4000/5000 assemblers view "AND A,r" and "AND r" as equivalent instructions.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

AND (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| A6 | AND (HL) | A = A \& (HL) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Performs a bitwise AND operation between A and the byte whose address is in HL. The result is stored in A.

The opcode for this instruction is different than the same instruction in the Rabbit 4000 and 5000.

## Example

If the byte in A contains the value 10111100 and the byte at the memory location addressed in HL contains the value 11010101 , then the execution of the instruction:

AND (HL)
would result in the byte in A becoming 10010100.

AND (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7F A6 | AND (HL) | $\mathrm{A}=\mathrm{A} \&(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | L | 0 | - | - |  | - |  |

## Description

Bitwise AND operation between A and the byte whose address is in HL. The result is stored in A.The Rabbit 4000/5000 assemblers view "AND A,(HL)" and "AND (HL)" as equivalent instructions.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

## Example

If the byte in A contains the value 10111100 and the byte at the memory location addressed in HL contains the value 11010101 , then the execution of the instruction:

AND (HL)
would result in the byte in A becoming 10010100.

AND (IX+d)
AND (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD A6 $d$ | AND $(\mathrm{IX}+d)$ | $\mathrm{A}=\mathrm{A} \&(\mathrm{IX}+d)$ |
| FD A6 $d$ | AND $(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A} \&(\mathrm{IY}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

Performs a bitwise AND operation between A and the byte whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$

The result is stored in A.
The Rabbit 4000/5000 assemblers view "AND A,(IX+d)" and "AND (IX+d)" as equivalent instructions. The same is true for "AND A,(IY+d)" and "AND (IY+d)."

## Example

If the byte in A contains the value 10111100 and the byte at memory location IX $+d$ contains the value 11010101 , then the execution of the instruction:

AND (IX+d)
would result in the byte in A becoming 10010100.

BIT b,r

| Opcode |  |  |  |  |  |  |  | Instruction | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b,r | A | B | C | D | E | H | L | BIT b,r | r \& b |
| 0 | $\begin{aligned} & \text { CB } \\ & 47 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 41 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 42 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 43 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 44 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 45 \end{aligned}$ |  |  |
| 1 | $\begin{aligned} & \text { CB } \\ & 4 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 48 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 49 \end{aligned}$ | $\begin{aligned} & \mathrm{CB} \\ & 4 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 4B } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 4 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 4 \mathrm{D} \end{aligned}$ |  |  |
| 2 | $\begin{aligned} & \hline \text { CB } \\ & 57 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 50 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 51 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 52 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 53 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 54 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 55 \end{aligned}$ |  |  |
| 3 | $\begin{aligned} & \text { CB } \\ & 5 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 58 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 59 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 5 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 5B } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 5C } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 5D } \end{aligned}$ |  |  |
| 4 | $\begin{aligned} & \text { CB } \\ & 67 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 60 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 61 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 62 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 63 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 64 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 65 \end{aligned}$ |  |  |
| 5 | $\begin{aligned} & \text { CB } \\ & 6 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 68 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 69 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 6 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 6B } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { 6C } \end{aligned}$ | $\begin{aligned} & \mathrm{CB} \\ & 6 \mathrm{D} \end{aligned}$ |  |  |
| 6 | $\begin{aligned} & \text { CB } \\ & 77 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 70 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 71 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 72 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 73 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 74 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 75 \end{aligned}$ |  |  |
| 7 | $\begin{aligned} & \hline \text { CB } \\ & 7 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 78 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 79 \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 7 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 7B } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & 7 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{CB} \\ & 7 \mathrm{D} \end{aligned}$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | c | F | R | SP | s | D |
| - | - | - | - | - |  |  |  |  |

## Description

Tests bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of $r$ (any of the registers A, B, C, D, E, H, or L). The Z flag is set if the tested bit is 0 , reset if the bit is 1 .

BIT b, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | BIT $\boldsymbol{b},(\mathrm{HL})$ | $(\mathrm{HL}) \&$ bit |
| CB 46 | BIT 0,(HL) | $(\mathrm{HL}) \&$ bit 0 |
| CB 4E | BIT 1,(HL) | $(\mathrm{HL}) \&$ bit 1 |
| CB 56 | BIT 2,(HL) | $(\mathrm{HL}) \&$ bit 2 |
| CB 5E | BIT 3,(HL) | $(\mathrm{HL}) \&$ bit 3 |
| CB 66 | BIT 4,(HL) | $(\mathrm{HL}) \&$ bit 4 |
| CB 6E | BIT 5,(HL) | $(\mathrm{HL}) \&$ bit 5 |
| CB 76 | BIT 6,(HL) | $(\mathrm{HL}) \&$ bit 6 |
| CB 7E | BIT 7,(HL) | $(\mathrm{HL}) \&$ bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | $\bullet$ | - | - |  |  |  | $\bullet$ |  |  |  |  |

## Description

Tests bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the byte whose address is in HL.
The Z flag is set if the tested bit is 0 , reset the bit is 1 .
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

BIT b, (IX+d)
BIT $b,(I Y+d)$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| -- | BIT $\boldsymbol{b},(\mathrm{IX}+\boldsymbol{d})$ | $(\mathrm{IX}+\boldsymbol{d}) \boldsymbol{\&}$ bit |
| DD CB $d 46$ | BIT 0,(IX+d) | $(\mathrm{IX}+d) \&$ bit 0 |
| DD CB $d$ 4E | BIT 1,(IX+d) | $(\mathrm{IX}+d) \&$ bit 1 |
| DD CB $d 56$ | BIT 2,(IX+d) | $(\mathrm{IX}+d) \&$ bit 2 |
| DD CB $d 5 \mathrm{E}$ | BIT 3,(IX+d) | $(\mathrm{IX}+d) \&$ bit 3 |
| DD CB $d 66$ | BIT 4,(IX+d) | $(\mathrm{IX}+d) \&$ bit 4 |
| DD CB $d 6 \mathrm{E}$ | BIT 5,(IX $+d$ ) | $(\mathrm{IX}+d) \&$ bit 5 |
| DD CB $d 76$ | BIT 6,(IX+d) | $(\mathrm{IX}+d) \&$ bit 6 |
| DD CB $d$ 7E | BIT 7, (IX $+d$ ) | $(\mathrm{IX}+d) \&$ bit 7 |
| —— | BIT $\boldsymbol{b},(\mathrm{IY}+\boldsymbol{d}$ ) | $(\mathrm{IY}+\boldsymbol{d}) \boldsymbol{\&}$ bit |
| FD CB $d 46$ | BIT 0,(IY+d) | $(\mathrm{IY}+d) \&$ bit 0 |
| FD CB $d$ 4E | BIT 1,(IY+d) | $(\mathrm{IY}+$ d) \& bit 1 |
| FD CB $d 56$ | BIT 2,(IY + d) | $(\mathrm{IY}+d) \&$ bit 2 |
| FD CB $d 5 \mathrm{E}$ | BIT 3,(IY+d) | $(\mathrm{IY}+$ d) \& bit 3 |
| FD CB $d 66$ | BIT 4,(IY+d) | $(\mathrm{IY}+$ d) \& bit 4 |
| FD CB $d 6 \mathrm{E}$ | BIT 5,(IY+d) | $(\mathrm{IY}+d) \&$ bit 5 |
| FD CB $d 76$ | BIT 6,(IY+d) | $(\mathrm{IY}+$ d) \& bit 6 |
| FD CB $d 7 \mathrm{E}$ | BIT 7,(IY + d) | $(\mathrm{IY}+d) \&$ bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 7 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - | - |  |  | - |  |

## Description

Tests bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the byte whose address is:

- the sum of data in IX plus the 8 -bit signed displacement value $d$, or
- the sum of data in IY plus the 8 -bit signed displacement value $d$.

The Z flag is set if the tested bit is 0 , reset if the bit is 1 .

BOOL HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CC | BOOL HL | If $(\mathrm{HL}!=0) \mathrm{HL}=1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | 0 | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

If HL does not equal zero, then HL is set to 1 .

BOOL IX
BOOL IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD CC | BOOL IX | If (IX $!=0)$ IX $=1$ |
| FD CC | BOOL IY | If $(\mathrm{IY}!=0)$ IY $=1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | 0 | 0 |  |  |  |  |  |

## Description

If IX or IY does not equal zero, then that register is set to 1 .

## CALL mn

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CD $n m$ | CALL $m n$ | $(\mathrm{SP}-1)=\mathrm{PC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }}$ |
|  |  | $\mathrm{PC}=m n$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{z}$ | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

This instruction is used to call a subroutine. First PC is pushed onto the stack. The high-order byte of PC is pushed first, then the low-order byte. PC is then loaded with $m n$, which is the 16 -bit address of the first instruction of the subroutine. SP is updated to reflect the two bytes pushed onto the stack.

The Dynamic C assembler recognizes the instruction
CALL label
where $m n$ is coded as a label.

CALL (HL)
CALL (IX)
CALL (IY)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED EA | CALL (HL) | $(\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}}$ <br> $(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }}$ <br> $\mathrm{PC}=\mathrm{HL} ; \mathrm{SP}=\mathrm{SP}-2$ |
| DD EA | CALL (IX) | $(\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}}$ <br> $(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }}$ <br> $\mathrm{PC}=\mathrm{IX} ; \mathrm{SP}=\mathrm{SP}-2$ |
| FD EA | CALL (IY) | $(\mathrm{SP}-1)=\mathrm{PC}_{\text {high }}$ <br> $(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }}$ <br> $\mathrm{PC}=\mathrm{IY} ; \mathrm{SP}=\mathrm{SP}-2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |
| - | - | - | - |  |  |  |  |  |  |

## Description

This instruction is used to call a subroutine. First PC is pushed onto the stack. The high-order byte of PC is pushed first, then the low-order byte. PC is then loaded with the value in HL, IX or IY, the 16 -bit address of the first instruction of the subroutine. SP is updated to reflect the two bytes pushed onto the stack.

CBM

```
n
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED $00 n$ | CBM $n$ | tmp $=[(\mathrm{HL}) \& \sim \mathrm{n}] \mid[\mathrm{A} \& \mathrm{n}]$ <br> $(\mathrm{HL})=\mathrm{tmp}$ <br> $(\mathrm{DE})=\mathrm{tmp}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 14 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

This instruction sets specified bits in an I/O register, where:
$\mathrm{A}=$ requested bits to be set in I/O register
$\mathrm{n}=8$-bit mask identifies bits that can be changed
DE = address of I/O register
$\mathrm{HL}=$ address of shadow register for I/O register
A bitwise AND operation is performed on the value in the shadow register and the inverse of the bitmask; which results in preserving any bits already set in the I/O register that are not under the bitmask. A second bitwise AND operation is performed on A and the bitmask; which results in setting all bits that are both requested (A) and allowed ( n ). The results of the two AND operations are then bitwise OR'd. This final answer is saved first in the shadow register and then in the I/O register.

Only (DE) is affected by IOI or IOE.

CCF

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 3 F | CCF | $\mathrm{CF}=\sim \mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

The C flag is inverted. If it is set, it becomes cleared. If it is not set, it becomes set.

CLR HL

| Opcode | Instruction | Operation |  |
| :--- | :--- | :--- | :--- |
| BF | CLR HL | $\mathrm{HL}=0$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

HL is set to 0 .

## CONVC pp

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED pp | CONVC pp | Convert pp to physical code address |
| ED 0E | CONVC PW | Convert PW to physical address |
| ED 1E | CONVC PX | Convert PX to physical address |
| ED 2E | CONVC PY | Convert PY to physical address |
| ED 3E | CONVC PZ | Convert PZ to physical address |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 6 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Converts the 16 -bit logical address in the low word of $p p$ (one of the 32-bit registers PW, PX, PY or PZ) to a 24-bit physical device offset, which replaces the logical address stored in $p p$. The actual number of bits used for the physical device offset depends on the available memory.

CONVD pp

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED pp | CONVD pp | Convert pp to physical data address |
| ED 0F | CONVD PW | Convert PW to physical address |
| ED 1F | CONVD PX | Convert PX to physical address |
| ED 2F | CONVD PY | Convert PY to physical address |
| ED 3F | CONVD PZ | Convert PZ to physical address |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Converts the 16 -bit logical address in the low word of $p$ (one of the 32-bit registers PW, PX, PY or PZ) to a 24-bit physical device offset, which replaces the logical address stored in $p p$. The actual number of bits used for the physical device offset depends on the available memory.

COPY

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| ED 80 | COPY | $(\mathrm{PY})=(\mathrm{PX})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{PY}=\mathrm{PY}+1$ |
|  |  | $\mathrm{PX}=\mathrm{PX}+1$ |
|  |  | repeat while $\{\mathrm{BC}!=0\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | $\mathrm{n} / \mathrm{a}$ | $7+7 \mathrm{i}^{\mathrm{a}}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $5+7 \mathrm{i}^{1}$ | $7+7 \mathrm{i}^{1}$ | $7+7 \mathrm{i}^{1}$ |

a. " i " is the number of bytes copied

| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | $\bullet$ | - |  |  |  |  |  |

## Description

This is a physical address block copy operation. It copies the number of bytes specified in BC starting from the address in PX to the address in PY, incrementing PY and PX for each successive byte.
Putting a physical address in the index registers means that the memory management unit (MMU) is not used by this instruction. Also, interrupts are possible between loops.

COPYR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 88 | COPYR | $(\mathrm{PY})=(\mathrm{PX})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{PY}=\mathrm{PY}-1$ |
|  |  | $\mathrm{PX}=\mathrm{PX}-1$ |
|  |  | repeat while $\{\mathrm{BC}!=0\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | $\mathrm{n} / \mathrm{a}$ | $7+7 \mathrm{i}^{\mathrm{a}}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $5+7 \mathrm{i}^{1}$ | $7+7 \mathrm{i}^{1}$ | $7+7 \mathrm{i}^{1}$ |

a. "i" is the number of bytes copied

| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

This is a physical address block copy operation. It copies the number of bytes specified in BC starting from the address in PX to the address in PY, decrementing PY and PX for each successive byte.
Putting a physical address in the index registers means that the memory management unit (MMU) is not used by this instruction. Also, interrupts are possible between loops.

CP HL, d

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $48 d$ | CP HL, $d$ | HL $-d$ <br> (d sign-extended to 16 bits) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Compares HL with the 8 -bit signed value $d$, which is sign-extended to 16 bits. These compares are accomplished by subtracting $d$ from HL. The result is:

```
HL < d : S=1, C=1, Z=0, L/V=V
HL = d : S=0, C=0, Z=1, L/V=V
HL > d : S=0, C=0, Z=0, L/V=V
```

where " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (HL in this case). For example, the overflow flag will be set if HL contains $0 \times 8000$ and you're comparing it to $0 \times 01$ (sign-extended to $0 \times 0001$ ). The result of the subtraction is $0 x 7$ FFF, which has a different sign than $0 x 8000$.

This operation does not affect HL.

## CP HL, DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 48 | CP HL,DE | HL - DE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Compares HL with DE. These compares are accomplished by subtracting DE from HL. The result is:

```
HL < DE : S=1, C=1, Z=0, L/V=V
HL = DE : S=0, C=0, Z=1, L/V=V
HL > DE : S=0, C=0, Z=0, L/V=V
```

where " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (HL in this case). For example, the overflow flag will be set after the compare instruction if HL contains $0 \times 8000$ and DE contains $0 \times 0001$. The result of the subtraction is $0 \times 7 \mathrm{FFF}$, which has a different sign than $0 \times 8000$.

This operation does not affect HL or DE.

## CP JKHL, BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 58 | CP JKHL,BCDE | JKHL - BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

Compares JKHL with BCDE. These compares are accomplished by subtracting BCDE from JKHL. The result is:

```
BCDE > JKHL : S=1, C=1, Z=0, L/V=V
BCDE = JKHL : S=0, C=0, Z=1, L/V=V
BCDE < JKHL : S=0, C=0, Z=0, L/V=V
```

where " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (JKHL in this case). For example, the overflow flag will be set after the compare instruction if JKHL contains $0 \times 80000000$ and BCDE contains $0 \times 00000001$. The result of the subtraction is 0x7FFFFFFF, which has a different sign than 0x80000000.
This operation does not affect JKHL or BCDE.

## CP <br> n

| Opcode | Instruction | Operation |  |
| :--- | :--- | :--- | :--- |
| $\mathrm{FE} n$ | $\mathrm{CP} n$ | $\mathrm{~A}-n$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | V | - | - |  |  |  |  |

## Description

Compares A with an 8 -bit constant $n$. This compare is accomplished by subtracting $n$ from A. The result is:

```
A < n : S=1, C=1, Z=0, L/V=V
A = n : S=0, C=0, Z=1, L/V=V
A > n : S=0, C=0, Z=0, L/V=V
```

where " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 \times 80$ and you are comparing it to 0 x 01 . The result of the subtraction is $0 \times 7 \mathrm{~F}$, which has a different sign than $0 \times 80$.

The Rabbit 4000/5000 assemblers view "CP A,n" and "CP n" as equivalent instructions.
This operation does not affect A.

```
CP r
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | CP $r$ | A $-r$ |
| BF | CP A | A - A |
| B8 | CP B | A - B |
| B9 | CP C | A - C |
| BA | CP D | A - D |
| BB | CP E | A - E |
| BC | CP H | A - H |
| BD | CP L | A - L |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Compares A with $r$ (any of the registers A, B, C, D, E, H, or L). This compare is accomplished by subtracting $r$ from A. The result is:
$A<r: S=1, C=1, \quad Z=0, \quad L / V=V$
$A=r: S=0, \quad C=0, \quad Z=1, \quad L / V=V$
$A>r: S=0, C=0, \quad Z=0, L / V=V$
where "V" indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 \times 80$ and you're comparing it to $0 \times 01$. The result of the subtraction is $0 \times 7 \mathrm{~F}$, which has a different sign than $0 \times 80$.

This operation does not affect A.
The opcode for this instruction is different than the same instruction in the Rabbit 4000 and 5000.

## CP r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | CP $r$ | A $-\boldsymbol{r}$ |
| 7F BF | CP A | A - A |
| 7F B8 | CP B | A - B |
| 7F B9 | CP C | A - C |
| 7F BA | CP D | A - D |
| 7F BB | CP E | A - E |
| 7F BC | CP H | A - H |
| 7F BD | CP L | A - L |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Compares A with $r$ (any of the registers A, B, C, D, E, H, or L). This compare is accomplished by subtracting $r$ from A. The result is:

```
A < r : S=1, C=1, Z=0, L/V=V
A = r : S=0, C=0, Z=1, L/V=V
A > r : S=0, C=0, Z=0, L/V=V
```

where "V" indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is signalled when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 \times 80$ and you are comparing it to $0 \times 01$. The result of the subtraction is $0 \times 7 \mathrm{~F}$, which has a different sign than 0x80.

The Rabbit 4000/5000 assemblers view "CP A,r" and "CP r" as equivalent instructions.
This operation does not affect A or $r$.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

## CP (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- | :--- |
| BE | $\mathrm{CP}(\mathrm{HL})$ | $\mathrm{A}-(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  | $\bullet$ |  |

## Description

Compares A with the data whose address is in HL.
These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:

```
A < x : S=1, C=1, Z=0, L/V=V
A = x : S=0, C=0, Z=1, L/V=V
A > x : S=0, C=0, Z=0, L/V=V
```

where " x " is the addressed data and " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 x 80$ and you're comparing it to $0 x 01$. The result of the subtraction is $0 x 7 \mathrm{~F}$, which has a different sign than 0x800.
The opcode for this instruction is different than the same instruction in the Rabbit 4000 and 5000.

## CP (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7 F BE | $\mathrm{CP}(\mathrm{HL})$ | $\mathrm{A}-(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  | $\bullet$ |  |

## Description

Compares A with the data whose address is in HL. These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:

```
A < x : S=1, C=1, Z=0, L/V=V
A = x : S=0, C=0, Z=1, L/V=V
A > x : S=0, C=0, Z=0, L/V=V
```

where "x" is addressed data and "V" indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 \times 80$ and you are comparing it to $0 \times 01$. The result of the subtraction is $0 \times 7 \mathrm{~F}$, which has a different sign than 0x80.
The Rabbit 4000/5000 assemblers view "CP A,(HL)" and "CP (HL)" as equivalent instructions.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

CP (IX+d)
CP (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD BE $d$ | $\mathrm{CP}(\mathrm{IX}+\mathrm{d})$ | $\mathrm{A}-(\mathrm{IX}+d)$ |
| FD BE $d$ | $\mathrm{CP}(\mathrm{IY}+d)$ | $\mathrm{A}-(\mathrm{HL}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ |  |  | $\bullet$ |  |  |  |  |

## Description

Compares A with the data whose address is:

- the sum of IX and the 8 -bit signed displacement value $d$, or
- the sum of IY and the 8 -bit signed displacement value $d$.

These compares are accomplished by subtracting the data from A. (This operation does not affect A.) The result is:
$A<x$ : $S=1, C=1, Z=0, L / V=V$
$A=x: S=0, C=0, \quad Z=1, L / V=V$
$A>x: S=0, C=0, Z=0, L / V=V$
where " x " is the addressed data and " V " indicates that the overflow flag is set on an arithmetic overflow result. That is, the overflow flag is set when the operands have different signs and the sign of the result is different from the argument you are subtracting from (A in this case). For example, the overflow flag will be set if A contains $0 \times 80$ and you are comparing it to $0 \times 01$. The result of the subtraction is $0 \times 7 \mathrm{~F}$, which has a different sign than 0x800.

The Rabbit 4000/5000 assemblers view "CP A,(IX+d)" and "CP (IX+d)" as equivalent instructions. The same is true for "CP A,(IY+d)" and "CP (IY+d)."

## CPL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- | :--- |
| 2 F | CPL | $\mathrm{A}=\sim \mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

A is inverted (one's complement).

## Example

If $A$ is 11000101 , it will be 00111010 after the CPL instruction executes.

DEC IX
DEC IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 2B | DEC IX | IX = IX - 1 |
| FD 2B | DEC IY | IY $=$ IY - 1 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Decrements IX or IY.

```
DEC r
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | DEC $r$ | $r=r-1$ |
| 3D | DEC A | $\mathrm{A}=\mathrm{A}-1$ |
| 05 | DEC B | $\mathrm{B}=\mathrm{B}-1$ |
| 0D | DEC C | $\mathrm{C}=\mathrm{C}-1$ |
| 15 | DEC D | $\mathrm{D}=\mathrm{D}-1$ |
| 1D | DEC E | $\mathrm{E}=\mathrm{E}-1$ |
| 25 | DEC H | $\mathrm{H}=\mathrm{H}-1$ |
| 2 D | DEC L | $\mathrm{L}=\mathrm{L}-1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | V | - | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Decrements $r$ (any of the registers A, B, C, D, E, H, or L).

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | DEC $\boldsymbol{s} \boldsymbol{s}$ | $\boldsymbol{s s}=\boldsymbol{s} \boldsymbol{s}-1$ |
| 0B | DEC BC | $\mathrm{BC}=\mathrm{BC}-1$ |
| 1B | DEC DE | $\mathrm{DE}=\mathrm{DE}-1$ |
| 2B | DEC HL | $\mathrm{HL}=\mathrm{HL}-1$ |
| 3B | DEC SP | $\mathrm{SP}=\mathrm{SP}-1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Decrements $s s$ (any of BC, DE, HL, or SP).

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 35 | DEC $(\mathrm{HL})$ | $(\mathrm{HL})=(\mathrm{HL})-1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $\mathbf{S}$ | z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | - | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Decrements the byte whose address is HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD $35 d$ | DEC $(\mathrm{IX}+\mathrm{D})$ | $(\mathrm{IX}+d)=(\mathrm{IX}+d)-1$ |
| FD $35 d$ | DEC $(\mathrm{IY}+\mathrm{D})$ | $(\mathrm{IY}+d)=(\mathrm{IY}+d)-1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 12 | 11 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | - | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Decrements the byte whose address is:

- the sum of IX and the 8 -bit signed displacement value $d$, or
- the sum of IY and the 8 -bit signed displacement value $d$.


## DJNZ label

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $10 e$ | DJNZ label <br> DJNZ $m n^{\mathrm{a}}$ | $\mathrm{B}=\mathrm{B}-1$ <br> if $\{\mathrm{B}!=0\}$ then $\mathrm{PC}=\mathrm{PC}^{\mathrm{b}}+e$ |

a. The 16 -bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

This instruction controls program flow by allowing conditional jumps to specified locations.
First, B is decremented. If B does not equal zero, the instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to an 8-bit signed displacement value "e".

The displacement value "e" is relative to the address of the first byte of the instruction following DJNZ. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of DJNZ.
If B does equal zero, PC is incremented normally.
Note that the relative jump has a limited range of $[-128,127]$ from the address of the first byte of the instruction following the DJNZ instruction.

DWJNZ label

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED $10 e$ | DWJNZ label <br>  <br>  <br> DWJNZ $m n^{\mathrm{a}}$ | $\mathrm{BC}=\mathrm{BC}-1$ <br> if $\{\mathrm{BC}!=0\} \mathrm{PC}=\mathrm{PC}^{\mathrm{b}}+e$ |

a. The 16 -bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

This instruction controls program flow by allowing conditional jumps to specified locations.
First, BC is decremented. If BC does not equal zero, the instruction transfers control to the specified address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to an 8-bit signed displacement value "e".
The displacement value " e " is relative to the address of the first byte of the instruction following DWJNZ. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of DWJNZ.

If BC does equal zero, PC is incremented normally.
Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the DWJNZ instruction.

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 08 | ${\mathrm{EX} \mathrm{AF}, \mathrm{AF}^{\prime}}^{\mathrm{AF}}<->\mathrm{AF}^{\prime}$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Exchanges AF with its alternate register, AF'.

EX BC, HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B3 | EX BC,HL | if (!ALTD) then BC $<->$ HL <br> else BC $<->$ HL |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 12 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Exchanges BC with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

EX BC', HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 74 | EX BC',HL | if (!ALTD) then $\mathrm{BC}^{\prime}<->\mathrm{HL}$ <br> else $\mathrm{BC}^{\prime}<->\mathrm{HL}^{\prime}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Exchanges BC' with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

EX DE,HL
EX DE',HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| EB | EX DE,HL | if (!ALTD) then DE $<->$ HL <br> else DE $<->$ HL' $^{\prime}$ |
| E3 | EX DE',HL | if (!ALTD) then DE' $<->$ HL <br> else DE' $<->$ HL' $^{\prime}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  | $\bullet$ |  |  |  |  |  |

## Description

Exchanges DE or $\mathrm{DE}^{\prime}$ with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

The Dynamic C assembler recognizes the following instructions, which are based on a combination of ALTD and the above exchange operations:
-EX DE',HL' ; equivalent to ALTD EX DE',HL
-EX DE, HL' ${ }^{\prime}$; equivalent to ALTD EX DE',HL’

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B9 | EX JK,HL | if (!ALTD) then JK $<->$ HL <br> else JK $<->$ HL' $^{\prime}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ |  |  |  |  |  |

## Description

Exchanges JK with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

The Dynamic C assembler recognizes the following instruction, which is based on a combination of ALTD and the above exchange operation:

EX JK, HL' ; equivalent to ALTD EX JK',HL’

EX JK',HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 7C | EX JK',HL | if (!ALTD) then JK' $<->$ HL <br> else JK' $<->$ HL |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  | - |  |

## Description

Exchanges JK' with HL. If the instruction is preceded by ALTD, the alternate register HL' is used instead of HL.

The Dynamic C assembler recognizes the following instruction, which is based on a combination of ALTD and the above exchange operation:
-EX JK', HL' ; equivalent to ALTD EX JK',HL

## EX JKHL,BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B4 | EX JKHL,BCDE | JKHL $<->$ BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Exchanges JKHL with BCDE.

## Exchange

EX (SP), HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 54 | EX (SP),HL | $\mathrm{H}<->(\mathrm{SP}+1)$ <br> $\mathrm{L}<->(\mathrm{SP})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | - |  |  |  |

## Description

Exchanges the 16 bits at the top of the stack (whose address is SP) with HL.

EX (SP), IX
EX (SP),IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD E3 | EX (SP),IX | $\mathrm{IX}_{\text {high }}<->(\mathrm{SP}+1)$ <br> $\mathrm{IX}_{\text {low }}<->(\mathrm{SP})$ |
| FD E3 | EX (SP),IY | $\mathrm{IY}_{\text {high }}<->(\mathrm{SP}+1)$ <br> $\mathrm{IY}_{\text {low }}<->(\mathrm{SP})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Exchanges 16 bits at the top of the stack (whose address is SP) with IX or IY.

EXP

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED D9 | EXP | $\mathrm{PW}<->\mathrm{PW}^{\prime}$ |
|  |  | $\mathrm{PX}<->\mathrm{PX}^{\prime}$ |
|  |  | $\mathrm{PY}<-\mathrm{PY}^{\prime}$ |
|  |  | $\mathrm{PZ}<->\mathrm{PZ}^{\prime}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Exchanges PW, PX, PY and PZ with their respective alternate registers, $\mathrm{PW}^{\prime}, \mathrm{PX}^{\prime}, \mathrm{PY}$ and PZ '.

## EXX

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| D9 | EXX | $\mathrm{BC}<->\mathrm{BC}^{\prime}$ |
|  |  | $\mathrm{DE}<->\mathrm{DE}^{\prime}$ |
|  |  | $\mathrm{HL}<->\mathrm{HL}^{\prime} \quad$ |
|  |  | $\mathrm{JK}<->\mathrm{JK}^{\prime} \quad$ (Rabbit 4000/5000 only) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Exchanges $\mathrm{BC}, \mathrm{DE}$, and HL, with their respective alternate registers, $\mathrm{BC}^{\prime}, \mathrm{DE}^{\prime}$, and $\mathrm{HL}^{\prime}$.
If using the Rabbit 4000 or Rabbit 5000 , this instructions also exchanges JK with its alternate JK'.

FLAG CC,HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | FLAG $\boldsymbol{c c}, \mathbf{H L}$ | if ( $\boldsymbol{c c}$ ) then HL=1 else HL=0 |
| ED C4 | FLAG NZ,HL | if (NZ) then HL=1 else HL=0 |
| ED CC | FLAG Z,HL | if (Z) then HL=1 else HL=0 |
| ED D4 | FLAG NC,HL | if (NC) then HL=1 else HL=0 |
| ED DC | FLAG C,HL | if (C) then HL=1 else HL=0 |
| ED A4 | FLAG GT,HL | if (GT) then HL=1 else HL=0 |
| ED B4 | FLAG LT,HL | if (LT) then HL=1 else HL=0 |
| ED AC | FLAG GTU,HL | if (GTU) then HL=1 else HL=0 |
| ED BC | FLAG V,HL | if (V) then HL=1 else HL=0 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

If the condition $c c$ is true then HL is set to one. Otherwise, HL is reset to zero.

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| NZ | $\mathrm{Z}=0$ | True when Z flag has not been set |
| Z | $\mathrm{Z}=1$ | True when Z flag has been set |
| NC | $\mathrm{C}=0$ | True when C flag has not been set |
| C | $\mathrm{C}=1$ | True when the C flag has been set |
| GT | (Z or $(\mathrm{S}$ xor V$))=0$ | True when Z is 0 and $\mathrm{L} / \mathrm{V}$ and S <br> are either both 1 or both 0. |
| LT | $(\mathrm{S}$ xor V$)=1$ | True when either S or $\mathrm{L} / \mathrm{V}$ is 1. |
| GTU | $((\mathrm{C}=0)$ and $(\mathrm{Z}=0))$ <br> $=1$ | True when C and Z are both 0. |
| V | $\mathrm{~L} / \mathrm{V}=1$ | True when $\mathrm{L} / \mathrm{V}$ flag is set: there <br> is overflow. |

## FSYSCALL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 55 | FSYSCALL | $(\mathrm{SP}-1)=\mathrm{PC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{SU}$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-3$ |
|  |  | $\mathrm{PC}=\{\mathrm{IIR}, 0 \mathrm{x} 60\}$ |
|  |  | $\mathrm{SU}=\{\mathrm{SU}[5: 0], 00\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 16 | 14 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | 1 | $\bullet$ |  |  |  |  |

## Description

Pushes PC and SU on the stack. SU is set to system mode and PC is set to the interrupt vector address represented by IIR:0x60, where IIR is the address of the interrupt table and $0 x 60$ is the offset into the table. The address of the vector table can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16 -bit vector table address. The vector table is always on a $0 \times 100$ boundary.
FSYSCALL is essentially a new RST opcode, added to allow access to system space without using one of the existing RST opcodes. It will put the processor into System mode and execute code in the corresponding interrupt-vector table entry.

IBOX A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 12 | IBOX A | $\mathrm{A}=\operatorname{ibox}(\mathrm{A})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

The inverse sbox structure is a 256-byte lookup table used by the AES-128 cipher. A contains the index into the table and is replaced by the referenced value from the table.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 5B | IDET | Performs "LD E,E" <br> But if (EDMR \&\& SU[0]) <br> then the System Violation interrupt flag is <br> set. |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 |  |  |  |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

The IDET instruction asserts a System Mode Violation interrupt if System/User mode is enabled (which is done by writing to the Enable Dual Mode Register, EDMR) and the processor is currently in user mode.
Note that IDET has the same opcode value as the instruction "LD E,E" and actually executes that opcode as well as the behavior described above. If IDET is prefixed by ALTD, the instruction LD E', E is executed and the special System/User mode behavior does not occur.

INC IX
INC IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 23 | INC IX | IX $=$ IX + 1 |
| FD 23 | INC IY | IY $=$ IY + 1 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Increments IX or IY.

INC $r$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | INC $r$ | $r=r+1$ |
| 3 C | INC A | $\mathrm{A}=\mathrm{A}+1$ |
| 04 | INC B | $\mathrm{B}=\mathrm{B}+1$ |
| 0 C | INC C | $\mathrm{C}=\mathrm{C}+1$ |
| 14 | INC D | $\mathrm{D}=\mathrm{D}+1$ |
| 1 C | INC E | $\mathrm{E}=\mathrm{E}+1$ |
| 24 | INC H | $\mathrm{H}=\mathrm{H}+1$ |
| 2 C | INC L | $\mathrm{L}=\mathrm{L}+1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | V | - | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Increments $r$ (any of the 8-bit registers $A, B, C, D, E, H$, or $L$ ).

```
INC ss
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | INC $\boldsymbol{s} \boldsymbol{s}$ | $\boldsymbol{s} \boldsymbol{s}=\boldsymbol{s} \boldsymbol{s}+\mathbf{1}$ |
| 03 | INC BC | $\mathrm{BC}=\mathrm{BC}+1$ |
| 13 | INC DE | $\mathrm{DE}=\mathrm{DE}+1$ |
| 23 | INC HL | $\mathrm{HL}=\mathrm{HL}+1$ |
| 33 | INC SP | $\mathrm{SP}=\mathrm{SP}+1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Increments ss (any of 16-bit registers BC, DE, HL, or SP).

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 34 | INC $(\mathrm{HL})$ | $(\mathrm{HL})=(\mathrm{HL})+1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | - | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Increments the byte whose address is HL.

INC (IX+d)
INC (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 34 $d$ | $\mathrm{INC}(\mathrm{IX}+d)$ | $(\mathrm{IX}+d)=(\mathrm{IX}+d)+1$ |
| FD $34 d$ | $\mathrm{INC}(\mathrm{IY}+d)$ | $(\mathrm{IY}+d)=(\mathrm{IY}+d)+1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 12 | 11 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | V | - | - |  |  | - | - |

## Description

Increments the byte whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement value $d$

IOE
IOI

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| D3 | IOI | I/O internal prefix |
| DB | IOE | I/O external prefix |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

- IOI : The IOI prefix allows the use of existing memory access instructions as internal I/O instructions. Writes to internal I/O registers require two clocks rather than the three required for memory write operations.
If an IOI prefix effects the destination of an instruction, that is, it causes an internal I/O write instead of a memory write, then the net effect of adding an IOI prefix to such an instruction is to add one cycle to the total time for the instruction because an internal write takes 2 cycles instead of 3 , while the instruction fetch for the prefix byte adds 2 cycles.

For Rabbit 2000 and $\mathbf{3 0 0 0}$ only: When prefixed, a 16-bit memory instruction accesses the I/O space at the address specified by the lower byte of the 16 -bit address. With IOI, the upper byte of a 16 -bit address is ignored since internal I/O peripherals are mapped within the first 256-bytes of the I/O address space. This does not apply to the Rabbit 3000A, 4000 or 5000.

- IOE: The IOE prefix allows the use of existing memory access instructions as external I/O instructions. Unlike internal I/O peripherals, external I/O devices can be mapped within 8 K of the available 64 K address space. Therefore, prefixed 16 -bit memory access instructions can be used more appropriately for external I/O operations. By default, writes are inhibited for external I/O operations and fifteen wait states are added for I/O accesses.

NOTE: If using the original Rabbit 2000 and a Dynamic C version prior to 6.57, read Technical Note 302 (TN302) for an easy solution to an unlikely problem.

IPRES

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 5D | IPRES | IP $=\{\operatorname{IP}[1: 0], \operatorname{IP}[7: 2]\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOIIIOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | c | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

The IPRES instruction rotates the contents of IP 2 bits to the right, replacing the current priority with the previous priority.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## Example

If IP contains 00000110 , the execution of the instruction
IPRES
would cause IP to contain 10000001.

IPSET 0
IPSET 1
IPSET 2
IPSET 3

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 46 | IPSET 0 | $\mathrm{IP}=\{\operatorname{IP}[5: 0], 00\}$ |
| ED 56 | IPSET 1 | $\mathrm{IP}=\{\operatorname{IP}[5: 0], 01\}$ |
| ED 4E | IPSET 2 | $\mathrm{IP}=\{\operatorname{IP}[5: 0], 10\}$ |
| ED 5E | IPSET 3 | $\mathrm{IP}=\{\operatorname{IP}[5: 0], 11\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

IP is an 8 -bit register that forms a stack of the current priority and the other previous 3 priorities. IPSET 0 forms the lowest priority; IPSET 3 forms the highest priority.
These are chained-atomic instructions, meaning that an interrupt cannot take place between one of these instructions and the instruction following it.
IPSET 0 : shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 00
IPSET 1: shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 01
IPSET 2: shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 10
IPSET 3: shifts IP 2 bits to the left, then sets bits 0 and 1 of IP to 11

| Processor Priority | Effect on Interrupts |
| :---: | :--- |
| 0 | All interrupts, priority 1,2 and 3, take place after execu- <br> tion of the current non chained-atomic instruction. |
| 1 | Only interrupts of priority 2 and 3 take place after exe- <br> cution of the current non chained-atomic instruction. |
| 2 | Only interrupts of priority 3 take place after execution <br> of the current non chained-atomic instruction. |
| 3 | All interrupts are suppressed. Note that the RST <br> instruction is not an interrupt. |

```
JP Cx,mn
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | JP cx,mn | if $\{\boldsymbol{c x}\} \quad$ PC $=m n$ |
| A2 $n m$ | JP GT,mn | if $\{\mathrm{GT}\}$ PC $=\mathrm{mn}$ |
| B2 $n m$ | JP LT,mn | if $\{\mathrm{LT}\}$ PC $=\mathrm{mn}$ |
| AA $n m$ | JP GTU,mn | if $\{\mathrm{GTU}\}$ PC $=\mathrm{mn}$ |
| BA $n m$ | JP V,mn | if $\{\mathrm{V}\}$ PC $=\mathrm{mn}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 5 | 5 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If the condition $c x$ is true then PC is loaded with the 16 -bit constant $m n$. If the condition is false then PC increments normally.

| Condition <br> Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| GT | $(\mathrm{Z}$ or $(\mathrm{S}$ xor V$))=0$ | True when Z is 0 and $\mathrm{L} / \mathrm{V}$ and S are either both 1 or both <br> 0. |
| LT | $(\mathrm{S}$ xor V$)=1$ | True when either S is 1 or $\mathrm{L} / \mathrm{V}$ is 1. |
| GTU | $((\mathrm{C}=0)$ and $(\mathrm{Z}=0))=1$ | True when C and Z are both 0. |
| V | $\mathrm{~L} / \mathrm{V}=1$ | True when the $\mathrm{L} / \mathrm{V}$ flag is set: there is overflow. |

JP $f, m n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | JP $£, m n$ | if $\{\boldsymbol{f}\} \mathbf{P C}=m n$ |
| C2 $n m$ | JP NZ, $m n$ | if $\{\mathrm{NZ}\}$ PC $=m n$ |
| CA $n m$ | JP Z, $m n$ | if $\{\mathrm{Z}\}$ PC $=m n$ |
| D2 $n m$ | JP NC, $m n$ | if $\{\mathrm{NC}\}$ PC $=m n$ |
| DA $n m$ | JP C,$m n$ | if $\{\mathrm{C}\}$ PC $=m n$ |
| E2 $n m$ | JP LZ, $m n$ | if $\{\mathrm{LZ} / \mathrm{NV}\}$ PC $=m n$ |
| EA $n m$ | JP LO, $m n$ | if $\{\mathrm{LO} / \mathrm{V}\}$ PC $=m n$ |
| F2 $n m$ | JP P, $m n$ | if $\{\mathrm{P}\}$ PC $=m n$ |
| FA $n m$ | JP M, $m n$ | if $\{\mathrm{M}\}$ PC $=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 5 | 5 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | ALTD |  | IOI/IOE |  |  |  |  |  |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If the condition $f$ is true then PC is loaded with the 16 -bit constant $m n$. If the condition is false then PC increments normally. The condition $f$ is one of the following:

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| NZ | $\mathrm{Z}=0$ | True when Z flag has not been set |
| Z | $\mathrm{Z}=1$ | True when Z flag has been set |
| NC | $\mathrm{C}=0$ | True when C flag has not been set |
| C | $\mathrm{C}=1$ | True when C flag has been set |
| LZ | $\mathrm{L} / \mathrm{V}=0$ | True when $\mathrm{L} / \mathrm{V}$ flag has not been set |
| LO | $\mathrm{L} / \mathrm{V}=1$ | True when $\mathrm{L} / \mathrm{V}$ flag has been set |
| P | $\mathrm{S}=0$ | True when S flag has not been set |
| M | $\mathrm{S}=1$ | True when S flag has been set |

This instruction recognizes labels when used in the Dynamic C assembler.

JP (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| E9 | $\mathrm{JP}(\mathrm{HL})$ | $\mathrm{PC}=\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

PC is loaded with HL. The Dynamic C assembler recognizes labels as well.

See Also: SJP label

Jump
JP (IX)
JP (IY)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD E9 | JP (IX) | $\mathrm{PC}=$ IX |
| FD E9 | JP (IY) | $\mathrm{PC}=$ IY |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

PC is loaded with IX or IY. The Dynamic C assembler recognizes labels as well.

See Also: SJP label

```
JP mn
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| C3 $n m$ | JP $m n$ | $\mathrm{PC}=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 5 | 5 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  |  |  |  |  |  |  |  |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

PC is loaded with the 16 -bit constant $m n$. The Dynamic C assembler recognizes labels as well.
See Also: SJP label

## JR cc, label

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | JR cc,label <br> JR $C C, m n^{\text {a }}$ | if $\{\mathbf{c c}\} \mathbf{P C}=P \mathrm{PC}^{\mathbf{b}}+\mathrm{e}$ |
| 20 e | JR NZ, mn | if $\{\mathrm{NZ}\} \mathrm{PC}=\mathrm{PC}+\mathrm{e}$ |
| 28 e | JR Z, mn | if $\{Z\} P C=P C+e$ |
| 30 e | JR NC, mn | if $\{\mathrm{NC}\} \mathrm{PC}=\mathrm{PC}+e$ |
| 38 e | JR C, mn | if $\{\mathrm{C}\} \mathrm{PC}=\mathrm{PC}+e$ |

a. The 16-bit constant mn is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If condition $C C$ is true, this instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to an 8-bit signed displacement value, "e".
The displacement value " $e$ " is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR. If condition $C C$ is false, PC is incremented normally.

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| NZ | $\mathrm{Z}=0$ | True when the Z flag has not been set |
| Z | $\mathrm{Z}=1$ | True when the Z flag has been set |
| NC | $\mathrm{C}=0$ | True when the C flag has not been set |
| C | $\mathrm{C}=1$ | True when the C flag has been set |

Note that the relative jump has a limited range of $[-128,127]$ from the address of the first byte of the instruction following the JR instruction.

## JR cx, label

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | JR cx,label <br> JR cx,mn | if $\{\mathbf{c x}\} \mathbf{P C}=\mathbf{P C}^{\mathbf{b}}+\mathbf{e}$ |
| A0 $e$ | JR GT,mn | if $\{\mathrm{GT}\}$ PC $=\mathrm{PC}+e$ |
| B0 e | JR LT,mn | if $\{\mathrm{LT}\}$ PC $=\mathrm{PC}+e$ |
| A8 $e$ | JR GTU,mn | if $\{\mathrm{GTU}\}$ PC $=\mathrm{PC}+e$ |
| B8 $e$ | JR V,mn | if $\{\mathrm{V}\}$ PC $=\mathrm{PC}+e$ |

a. The 16 -bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

If condition $c x$ is true, this instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to an 8-bit signed displacement value, "e".
The displacement value " $e$ " is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR. If condition $c x$ is false, PC is incremented normally.

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| GT | $(\mathrm{Z}$ or $(\mathrm{S}$ xor V$))=0$ | True when Z is 0 and $\mathrm{L} / \mathrm{V}$ and S are <br> either both 1 or both 0. |
| LT | $(\mathrm{S}$ xor V$)=1$ | True when either S or $\mathrm{L} / \mathrm{V}$ is 1. |
| GTU | $((\mathrm{C}=0)$ and $(\mathrm{Z}=0))=1$ | True when C and Z are both 0. |
| V | $\mathrm{L} / \mathrm{V}=1$ | True when $\mathrm{L} / \mathrm{V}$ flag is set: there is <br> overflow. |

Note that the relative jump has a limited range of $[-128,127]$ from the address of the first byte of the instruction following the JR instruction.

## JR label

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $18 e$ | JR label <br> JR $m n^{\mathrm{a}}$ | $\mathrm{PC}=\mathrm{PC}^{\mathrm{b}}+\mathrm{e}$ |

a. The 16-bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

This instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to an 8 -bit signed displacement value, "e".

The displacement value " e " is relative to the address of the first byte of the instruction following JR. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JR.

Note that the relative jump has a limited range of [-128, 127] from the address of the first byte of the instruction following the JR instruction.

See Also: SJP label

## JRE cc, label

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - - | JRE cc,label JRE cc,mn ${ }^{\text {a }}$ | if $\{\mathrm{cc}\} \mathrm{PC}=P \mathrm{PC}^{\mathbf{b}}+\mathrm{ee}$ |
| ED C3 ee ${ }_{\text {low }}$ ee high | JRE NZ, mn | if $\{\mathrm{NZ}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |
| ED CB ee ${ }_{\text {low }}$ ee high | JRE Z,mn | if $\{Z\} P C=P C+e e$ |
| ED D3 ee ${ }_{\text {low }}$ ee $e_{\text {high }}$ | JRE NC, mn | if $\{\mathrm{NC}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |
| ED DB ee low $e e_{\text {high }}$ | JRE C,mn | if $\{C\} P C=P C+e e$ |

a. The 16-bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

If condition "cc" is true, this instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to a 16 -bit signed displacement value, "ee".
The displacement value "ee" is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE. If condition "cc" is not true, PC is incremented normally.

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| NZ | $\mathrm{Z}=0$ | True when Z flag has not been set |
| Z | $\mathrm{Z}=1$ | True when Z flag has been set |
| NC | $\mathrm{C}=0$ | True when C flag has not been set |
| C | $\mathrm{C}=1$ | True when C flag has been set |

Note that the relative jump has a range of $[-32768,32767]$ from the address of the first byte of the instruction following the JRE instruction.

## JRE cx,label

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | JRE cx,label JRE cx,mn ${ }^{\text {a }}$ | if $\{\mathbf{c x}\} \mathbf{P C}=P \mathrm{P}^{\mathbf{b}}+\mathrm{ee}$ |
| ED A3 ee ${ }_{\text {low }}$ e $e_{\text {high }}$ | JRE GT, mn | if $\{\mathrm{GT}\} \mathrm{PC}=\mathrm{PC}+e e$ |
| ED B3 ee ${ }_{\text {low }}$ ee high | JRE LT, mn | if $\{\mathrm{LT}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |
| ED AB ee ${ }_{\text {low }}$ ee high | JRE GTU, mn | if $\{\mathrm{GTU}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |
| ED BB ee low $e e_{\text {high }}$ | JRE V,mn | if $\{\mathrm{V}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |

a. The 16 -bit constant $m n$ is the destination logical address of the jump
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

If condition "cx" is true, this instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to a 16-bit signed displacement value, "ee".
The displacement value "ee" is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE. If condition "cx" is not true, PC is incremented normally.

| Condition Code | Flag Bit Value | Description |
| :---: | :---: | :--- |
| GT | $(\mathrm{Z}$ or $(\mathrm{S}$ xor V$))=0$ | True when Z is 0 and $\mathrm{L} / \mathrm{V}$ and S are either <br> both 1 or both 0. |
| LT | $(\mathrm{S}$ xor V$)=1$ | True when either S is 1 or $\mathrm{L} / \mathrm{V}$ is 1. |
| GTU | $((\mathrm{C}=0)$ and $(\mathrm{Z}=0))=1$ | True when C and Z are both 0. |
| V | $\mathrm{L} / \mathrm{V}=1$ | True when $\mathrm{L} / \mathrm{V}$ flag is set: there is overflow. |

Note that the relative jump has a range of $[-32768,32767]$ from the address of the first byte of the instruction following the JRE instruction.

## JRE label

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| $98 e e_{\text {low }} e e_{\text {high }}$ | JRE label JRE $m n^{\text {a }}$ | $\mathrm{PC}=\mathrm{PC}^{\mathrm{b}}+\mathrm{ee}$ |

a. The 16-bit constant $m n$ is the destination logical address of the jump.
b. The value of PC after the instruction fetch.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $s$ | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

This instruction transfers control to the specifed address. The address is specified by a label or logical address. The assembler translates the label or logical address "mn" to a 16-bit signed displacement value, "ee".

The displacement value "ee" is relative to the address of the first byte of the instruction following JRE. This fact is because the processor calculates the new PC value after it increments the PC for the instruction fetch of JRE.
The relative jump has a range of $[-32768,32767]$ from the address of the first byte of the instruction following the JRE instruction.

LCALL $x, m n$

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| CF $n m x$ | LCALL $x, m n$ | $(\mathrm{SP}-1)=\mathrm{XPC}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{PC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{PC}_{\text {low }}$ |
|  |  | $\mathrm{XPC}=x$ |
|  |  | $\mathrm{PC}=m n$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-3$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 18 | 16 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

This instruction is similar to the CALL routine in that it transfers program execution to the subroutine address specified by the 16 -bit constant $m n$. The LCALL instruction is special in that it allows calls to be made to a computed address in XMEM. Note that the value of XPC (and consequently the address space defined by XPC) is dynamically changed with the LCALL instruction.
First, XPC is pushed on the stack. Next, PC is pushed on the stack, high-order byte first. Then XPC is loaded with the 8 -bit constant $x$ and PC is loaded with $m n$. The SP is updated to reflect the three bytes pushed onto it.

## Alternate Forms

The Dynamic C assembler recognizes several forms of LCALL:
LCALL label
LCALL $x: m n$
LCALL $x, m n$

The parameter label is a user-defined label. The colon is equivalent to the comma as a delimiter.
Note: Avoid mixing LCALL and LLCALL instructions. When LCALL pushes the XPC, it also clears the upper bits of the LXPC.

LD A,EIR
LD A,IIR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 57 | LD A,EIR | $\mathrm{A}=$ EIR |
| ED 5F | LD A,IIR | $\mathrm{A}=$ IIR |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| s | z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | - | - | $\bullet$ | $\bullet$ |  |  |  |

## Description

Loads A with EIR or IIR.
EIR is used to specify the most significant byte of the External Interrupt address. The value loaded in EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address. IIR is used to specify the most significant byte of the Internal Peripheral Interrupt address. The value loaded in IIR is concatenated with the appropriate Internal Peripheral address to form the 16 -bit ISR starting address for that peripheral.

## LD A,HTR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 50 | LD A,HTR | A $=$ HTR |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | - |  |  |  |

## Description

Loads A with HTR.

LD A,XPC

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 77 | LD A,XPC | A = XPC |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads A with XPC.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

LD $A$, (BC)
LD $A,(D E)$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 0 A | LD A,(BC) | $\mathrm{A}=(\mathrm{BC})$ |
| 1 A | LD A,(DE) | $\mathrm{A}=(\mathrm{DE})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads A with the data whose address is BC or DE .

LD A, (mn)

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| 3A $n m$ | LD A, $(m n)$ | $\mathrm{A}=(m n)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 9 | 7 | 7 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |  |

## Description

Loads A with the data whose address is the 16-bit constant $m n$.

LD A, (IX+A)
LD $A,(I Y+A)$

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| DD 06 | LD A,(IX+A) | $\mathrm{A}=(\mathrm{IX}+\mathrm{A})$ |
| FD 06 | LD A,$(\mathrm{IY}+\mathrm{A})$ | $\mathrm{A}=(\mathrm{IY}+\mathrm{A})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 9 | 9 | 7 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |  |

## Description

Loads A with the data whose address is:

- the sum of IX and A, or
- the sum of IY and A.

A is considered an 8-bit unsigned offset. These instructions are useful for accessing 256-byte lookup tables.

LD A, $(p s+d)$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD A, $(p s+d)$ | $\mathrm{A}=(p s+d)$ |
| 8D $d$ | LD A,(PW $+d)$ | $\mathrm{A}=(\mathrm{PW}+d)$ |
| $9 \mathrm{D} d$ | LD A, $(\mathrm{PX}+d)$ | $\mathrm{A}=(\mathrm{PX}+d)$ |
| AD $d$ | LD A,(PY $+d)$ | $\mathrm{A}=(\mathrm{PY}+d)$ |
| BD $d$ | LD A,(PZ $+d)$ | $\mathrm{A}=(\mathrm{PZ}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 7 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Load A with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If $p s$ is 0 xFFFFxxxx , i.e., the upper 16 bits are all ones, it represents a logical address with only the low 16 bits being significant. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.
The address is computed as the sum of $p s$ and the 8 -bit signed value $d$.

LD A, (ps+HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | $\mathbf{L D ~ A},(p \boldsymbol{s}+\mathbf{H L})$ | $\mathbf{A}=(p \boldsymbol{s}+\mathbf{H L})$ |
| 8B | LD A,(PW+HL) | $\mathrm{A}=(\mathrm{PW}+\mathrm{HL})$ |
| 9B | LD A,(PX+HL) | $\mathrm{A}=(\mathrm{PX}+\mathrm{HL})$ |
| AB | LD A,(PY+HL) | $\mathrm{A}=(\mathrm{PY}+\mathrm{HL})$ |
| BB | LD A,$(\mathrm{PZ}+\mathrm{HL})$ | $\mathrm{A}=(\mathrm{PZ}+\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 7 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Load A with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address, with only the low 16 bits being significant. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.
The address is computed as the sum of $p s$ and HL. HL is considered to be sign extended to 24 bits.

LD BCDE, ps

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD BCDE, ps | $\mathbf{B C D E}=\mathbf{p s}$ |
| DD CD | LD BCDE,PW | $\mathrm{BCDE}=\mathrm{PW}$ |
| DD DD | LD BCDE,PX | $\mathrm{BCDE}=\mathrm{PX}$ |
| DD ED | LD BCDE,PY | $\mathrm{BCDE}=\mathrm{PY}$ |
| DD FD | LD BCDE,PZ | $\mathrm{BCDE}=\mathrm{PZ}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

The 32-bit register BCDE is loaded with ps (any of the 32-bit registers PW, PX, PY or PZ).

LD BCDE, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 1A | LD BCDE,(HL) | $\mathrm{E}=(\mathrm{HL})$ |
|  |  | $\mathrm{D}=(\mathrm{HL}+1)$ |
|  |  | $\mathrm{C}=(\mathrm{HL}+2)$ |
|  |  | $\mathrm{B}=(\mathrm{HL}+3)$ |
|  |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 14 | 12 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |

## Description

The 32 -bit register BCDE is loaded with the 4 bytes of data whose address starts at HL.

LD BCDE, (IX+d)
LD BCDE, (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CE $d$ | LD BCDE,(IX+d) | $\mathrm{E}=(\mathrm{IX}+\mathrm{d})$ |
|  |  | $\mathrm{D}=(\mathrm{IX}+\mathrm{d}+1)$ |
|  |  | $\mathrm{C}=(\mathrm{IX}+\mathrm{d}+2)$ |
|  | $\mathrm{B}=(\mathrm{IX}+\mathrm{d}+3)$ |  |
| DD DE $d$ | LD BCDE,(IY+d) | $\mathrm{E}=(\mathrm{IY}+d)$ |
|  |  | $\mathrm{D}=(\mathrm{IY}+\mathrm{d}+1)$ |
|  |  | $\mathrm{C}=(\mathrm{IY}+\mathrm{d}+2)$ |
|  |  | $\mathrm{B}=(\mathrm{IY}+\mathrm{d}+3)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| s | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |

## Description

Loads BCDE with the 4 bytes of data whose address starts at:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

LD BCDE, (mn)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $93 n m$ | LD BCDE, $(m n)$ | $\mathrm{E}=(m n)$ |
|  |  | $\mathrm{D}=(m n+1)$ |
|  |  | $\mathrm{C}=(m n+2)$ |
|  |  | $\mathrm{B}=(m n+3)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 13 | 13 |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads BCDE with the 4 bytes of data whose address starts at the 16-bit constant $m n$.

## LD BCDE, ( $p s+d$ )

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD <br> BCDE, $(p s+d)$ | $\begin{aligned} & \mathbf{E}=(\mathrm{ps}+d) ; \mathbf{D}=(\mathrm{ps}+d+1) \\ & \mathbf{C}=(\mathrm{ps}+d+2) ; \mathbf{B}=(\mathrm{ps}+d+3) \end{aligned}$ |
| DD 0Ed | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{BCDE},(\mathrm{PW}+d) \end{aligned}$ | $\begin{aligned} & \mathrm{E}=(\mathrm{PW}+d) ; \mathrm{D}=(\mathrm{PW}+d+1) \\ & \mathrm{C}=(\mathrm{PW}+d+2) ; \mathrm{B}=(\mathrm{PW}+d+3) \end{aligned}$ |
| DD 1Ed | $\begin{aligned} & \text { LD } \\ & \mathrm{BCDE},(\mathrm{PX}+d) \end{aligned}$ | $\begin{aligned} & \mathrm{E}=(\mathrm{PX}+d) ; \mathrm{D}=(\mathrm{PX}+d+1) \\ & \mathrm{C}=(\mathrm{PX}+d+2) ; \mathrm{B}=(\mathrm{PX}+d+3) \end{aligned}$ |
| DD 2Ed | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{BCDE},(\mathrm{PY}+d) \end{aligned}$ | $\begin{aligned} & \mathrm{E}=(\mathrm{PY}+d) ; \mathrm{D}=(\mathrm{PY}+d+1) \\ & \mathrm{C}=(\mathrm{PY}+d+2) ; \mathrm{B}=(\mathrm{PY}+d+3) \end{aligned}$ |
| DD 3Ed | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{BCDE},(\mathrm{PZ}+d) \end{aligned}$ | $\begin{aligned} & \mathrm{E}=(\mathrm{PZ}+d) ; \mathrm{D}=(\mathrm{PZ}+d+1) \\ & \mathrm{C}=(\mathrm{PZ}+d+2) ; \mathrm{B}=(\mathrm{PZ}+d+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| s | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads the 32-bit register BCDE with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.
The address is computed as the sum of $p s$ and the 8 -bit signed displacement $d$.

LD BCDE, (ps+HL)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{BCDE},(p s+\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & E=(p s+H L) ; D=(p s+H L+1) \\ & C=(p s+H L+2) ; B=(p s+H L+3) \end{aligned}$ |
| DD 0Cd | LD BCDE,(PW+HL) | $\begin{aligned} & \mathrm{E}=(\mathrm{PW}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PW}+\mathrm{HL}+1) \\ & \mathrm{C}=(\mathrm{PW}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{PW}+\mathrm{HL}+3) \end{aligned}$ |
| DD 1C d | LD BCDE,(PX+HL) | $\begin{aligned} & \mathrm{E}=(\mathrm{PX}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PX}+\mathrm{HL}+1) \\ & \mathrm{C}=(\mathrm{PX}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{PX}+\mathrm{HL}+3) \end{aligned}$ |
| DD 2Cd | LD BCDE,(PY+HL) | $\begin{aligned} & \mathrm{E}=(\mathrm{PY}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PY}+\mathrm{HL}+1) \\ & \mathrm{C}=(\mathrm{PY}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{PY}+\mathrm{HL}+3) \end{aligned}$ |
| DD 3C d | LD BCDE,(PZ+HL) | $\begin{aligned} & \mathrm{E}=(\mathrm{PZ}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PZ}+\mathrm{HL}+1) \\ & \mathrm{C}=(\mathrm{PZ}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{PZ}+\mathrm{HL}+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads the 32-bit register BCDE with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 or 24 bits (depending on the memory that is used) being significant.
The address is computed as the sum of $p s$ and HL. HL is considered to be sign extended to 24 bits.

LD BCDE, d

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| A $3 d$ | LD BCDE,$d$ | BCDE $=d$ (sign-extended to 32 bits) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads the 32 -bit register BCDE with $d$, the 8 -bit constant sign extended to 32 bits.

LD BCDE, (SP+HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD FE | LD BCDE,(SP+HL) | $\mathrm{E}=(\mathrm{SP}+\mathrm{HL})$ |
|  |  | $\mathrm{D}=(\mathrm{SP}+\mathrm{HL}+1)$ |
|  |  | $\mathrm{C}=(\mathrm{SP}+\mathrm{HL}+2)$ |
|  |  | $\mathrm{B}=(\mathrm{SP}+\mathrm{HL}+3)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads the 32-bit register BCDE with the data whose address is the sum of SP and HL.

LD BCDE, (SP+n)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD EE $n$ | LD BCDE, $(\mathrm{SP}+n)$ | $\mathrm{E}=(\mathrm{SP}+n)$ |
|  |  | $\mathrm{D}=(\mathrm{SP}+n+1)$ |
|  |  | $\mathrm{C}=(\mathrm{SP}+n+2)$ |
|  |  | $\mathrm{B}=(\mathrm{SP}+n+3)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads the 32 -bit register BCDE with the data whose address is the sum of SP and the 8 -bit unsigned constant $n$.

## LD BC,HL

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 91 | LD BC,HL | $\mathrm{BC}=\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads BC with HL.

LD dd',BC
LD dd',DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD dd',BC | $\mathbf{d d}^{\prime}=\mathbf{B C}$ |
| ED 49 | LD BC',BC | $\mathrm{BC}^{\prime}=\mathrm{BC}$ |
| ED 59 | LD DE',BC | $\mathrm{DE'}^{\prime}=\mathrm{BC}$ |
| ED 69 | LD HL',BC | $\mathrm{HL}^{\prime}=\mathrm{BC}$ |
| - | LD dd',DE | $\mathbf{d d '}^{\prime}=\mathrm{DE}$ |
| ED 41 | LD BC',DE | $\mathrm{BC}^{\prime}=\mathrm{DE}$ |
| ED 51 | LD DE',DE | $\mathrm{DE'}^{\prime}=\mathrm{DE}$ |
| ED 61 | LD HL',DE | $\mathrm{HL}^{\prime}=\mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the alternate register $d d^{\prime}$ (any of the registers $\mathrm{BC}^{\prime}, \mathrm{DE}^{\prime}$, or $\mathrm{HL}^{\prime}$ ) with BC or DE .

LD dd,mn

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $d d, m n$ | $\mathrm{dd}=m n$ |
| $01 n m$ | LD BC, $m n$ | $\mathrm{BC}=m n$ |
| $11 n m$ | LD DE, $m n$ | $\mathrm{DE}=m n$ |
| $21 n m$ | LD HL, $m n$ | $\mathrm{HL}=m n$ |
| $31 n m$ | LD SP, $m n$ | $\mathrm{SP}=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 4 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads $d d$ (any of the 16-bit registers BC, DE, HL, or SP) with the 16-bit constant $m n$.

## LD dd, (mn)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $\boldsymbol{d d},(m n)$ | $\boldsymbol{d} \boldsymbol{d}_{\text {low }}=(\boldsymbol{m n})$ <br> $\boldsymbol{d} \boldsymbol{d}_{\text {high }}=(\boldsymbol{m n}+\mathbf{1})$ |
| ED 4B $n m$ | LD BC,(mn) | $\mathrm{C}=(m n)$ <br> $\mathrm{B}=(m n+1)$ |
| ED 5B $n m$ | LD DE,(mn) | $\mathrm{E}=(m n)$ <br> $\mathrm{D}=(m n+1)$ |
| ED 6B $n m$ | LD HL,(mn) | $\mathrm{L}=(m n)$ <br> $\mathrm{H}=(m n+1)$ |
| ED 7B $n m$ | LD SP,(mn) | $\mathrm{SP}_{\text {low }}=(m n)$ <br> $\mathrm{SP}_{\text {high }}=(m n+1)$ |

a. A faster 3-byte version of LD HL,(mn) exists; this is the opcode that is generated by the assembler. See LD HL,(mn) for more information.

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads $d d$ (any of the 16 -bit registers $\mathrm{BC}, \mathrm{DE}, \mathrm{HL}$ or SP ) with the data whose address is the 16 -bit constant $m n$.

LD DE,HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B1 | LD DE,HL | $\mathrm{DE}=\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\cdot$ |  |  |  |  |  |  |

## Description

Loads DE with HL.

LD EIR,A
LD IIR,A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 47 | LD EIR,A | EIR $=\mathrm{A}$ |
| ED 4F | LD IIR,A | IIR $=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

- LD EIR, A: Loads the External Interrupt Register, EIR, with A. The EIR is used to specify the most significant byte (MSB) of the External Interrupt address. The value loaded in the EIR is concatenated with the appropriate External Interrupt address to form the 16-bit ISR starting address.
- LD IIR, A: Loads the Internal Interrupt Register, IIR, with A. The IIR is used to specify the most significant byte (MSB) of the Internal Peripheral Interrupt address. The value loaded in the IIR is concatenated with the appropriate Internal Peripheral address to form the 16-bit ISR starting address for that peripheral.

LD HL, BC
LD HL,DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 81 | LD HL,BC | $\mathrm{HL}=\mathrm{BC}$ |
| A 1 | LD HL,DE | $\mathrm{HL}=\mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads HL with BC or DE.

LD HL, IX
LD HL,IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 7C | LD HL,IX | HL = IX |
| FD 7C | LD HL,IY | HL = IY |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads HL with IX or IY.

LD HL, (mn)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- | :--- |
| 2A $n m$ | LD HL, $(m n)$ | $\mathrm{L}=(m n)$ |
|  |  | $\mathrm{H}=(m n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads HL with the data whose address is the 16 -bit constant mn.

LD HL, (HL+d)
LD HL, (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD E4 $d$ | $\mathrm{LD} \mathrm{HL},(\mathrm{HL}+d)$ | $\mathrm{L}=(\mathrm{HL}+d)$ <br>  <br>  <br> $\mathrm{H}=(\mathrm{HL}+d+1)$ |
| FD E4 $d$ | $\mathrm{LD} \mathrm{HL},(\mathrm{IY}+d)$ | $\mathrm{L}=(\mathrm{IY}+d)$ <br> $\mathrm{H}=(\mathrm{IY}+d+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 11 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads HL with the data whose address is

- the sum of HL and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

LD HL, (IX+d)

| Opcode | Instruction | Operation |
| :--- | ---: | :--- |
| $\mathrm{E} 4 d$ | $\mathrm{LD} \mathrm{HL},(\mathrm{IX}+d)$ | $\mathrm{L}=(\mathrm{IX}+d)$ <br> $\mathrm{H}=(\mathrm{IX}+d+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads HL with the data whose address is the sum of IX and the 8 -bit signed displacement $d$.

## LD HL, $(p s+B C)$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD <br> $\mathbf{H L},(p s+B C)$ | $\mathbf{L}=(p s+B C)$ <br> $\mathbf{H}=(p s+B C+1)$ |
| ED 06 | LD HL,(PW+BC) | $\mathrm{L}=(\mathrm{PW}+\mathrm{BC})$ <br> $\mathrm{H}=(\mathrm{PW}+\mathrm{BC}+1)$ |
| ED 16 | LD HL,(PX+BC) | $\mathrm{L}=(\mathrm{PX}+\mathrm{BC})$ <br> $\mathrm{H}=(\mathrm{PX}+\mathrm{BC}+1)$ |
| ED 26 | LD HL,(PY+BC) | $\mathrm{L}=(\mathrm{PY}+\mathrm{BC})$ <br> $\mathrm{H}=(\mathrm{PY}+\mathrm{BC}+1)$ |
| ED 36 | LD HL,(PZ+BC) | $\mathrm{L}=(\mathrm{PZ}+\mathrm{BC})$ <br> $\mathrm{H}=(\mathrm{PZ}+\mathrm{BC}+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads HL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If $p s$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).
The address is computed as the sum of $p s$ and BC. BC is considered to be sign extended to 24 bits.

LD HL, ( $p s+d$ )

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD HL, $(p s+d)$ | $\mathrm{L}=(p s+d)$ <br> $\mathbf{H}=(p s+d+\mathbf{1})$ |
| $85 d$ | LD HL,(PW+d) | $\mathrm{L}=(\mathrm{PW}+d)$ <br> $\mathrm{H}=(\mathrm{PW}+d+1)$ |
| $95 d$ | LD HL,(PX+d) | $\mathrm{L}=(\mathrm{PX}+d)$ <br> $\mathrm{H}=(\mathrm{PX}+d+1)$ |
| A5 d | LD HL,(PY+d) | $\mathrm{L}=(\mathrm{PY}+d)$ <br> $\mathrm{H}=(\mathrm{PY}+d+1)$ |
| B5 d | LD HL,(PZ $+d)$ | $\mathrm{L}=(\mathrm{PZ}+d)$ <br> $\mathrm{H}=(\mathrm{PZ}+d+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 9 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads HL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).
The address is computed as the sum of $p s$ and the 8 -bit signed displacement $d$.

LD HL, (SP + HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED FE | LD HL,(SP+HL) | $\mathrm{L}=(\mathrm{SP}+\mathrm{HL})$ |
|  |  | $\mathrm{H}=(\mathrm{SP}+\mathrm{HL}+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads HL with the data whose address is the sum of SP and HL.

LD HL, LXPC

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 9F | LD HL,LXPC | HL = LXPC |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\cdot$ |  |  |  |  |  |  |

## Description

Loads HL with the extended 12-bit XPC (LXPC). This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

LD HTR,A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 40 | LD HTR,A | HTR $=$ A |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads HTR with A.

LD HL, (SP+n)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $\mathrm{C} 4 n$ | $\mathrm{LD} \mathrm{HL},(\mathrm{SP}+n)$ | $\mathrm{L}=(\mathrm{SP}+n)$ <br> $\mathrm{H}=(\mathrm{SP}+n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads HL with the data whose address is the sum of SP and the 8 -bit unsigned constant $n$.

LD IX,HL
LD IY,HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 7D | LD IX,HL | IX = HL |
| FD 7D | LD IY,HL | IY = HL |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads IX or IY with HL.

LD IX,mn
LD IY,mn

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 21 $n m$ | LD IX,mn | IX $=m n$ |
| FD 21 $n m$ | LD IY,mn | IY $=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 6 | 4 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads IX or IY with the 16 -bit constant $m n$.

LD IX, (mn)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD 2A $n m$ | LD IX,(mn) | $\mathrm{IX}_{\text {low }}=(m n)$ <br> $\quad$high <br> $(m n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads IX with the data whose address is the 16 -bit constant $m n$.

LD IX, (SP+n)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD C4 $n$ | LD IX,(SP $+n)$ | $\mathrm{IX}_{\text {low }}=(\mathrm{SP}+n)$ <br> $\quad \mathrm{IX}_{\text {high }}=(\mathrm{SP}+n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 11 | 10 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads IX with the data whose address is the sum of SP and the 8 -bit unsigned constant $n$.

LD IY, (mn)

| Opcode | Instruction | Operation |
| ---: | :--- | :--- |
| FD 2A $n m$ | LD IY, $(m n)$ | $\mathrm{IY}_{\text {low }}=(m n)$ <br> $\mathrm{IY}_{\text {high }}=(m n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads IY with the data whose address is the 16 -bit constant $m n$.

LD IY, (SP+n)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| FD C4 $n$ | LD IY,(SP+n) | IY <br>  |
|  | $\mathrm{IY}_{\text {high }}=(\mathrm{SP}+n)$ |  |
|  |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 11 | 10 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads IY with the data whose address is the sum of SP and the 8 -bit unsigned constant $n$.

LD JKHL, d

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| A4 $d$ | LD JKHL, $d$ | JKHL $=d$ (sign-extended to 32 bits) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads JKHL with the 8 -bit value $d$, sign-extended to 32 bits.

## LD JKHL,ps

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD JKHL,ps | JKHL $=p \boldsymbol{s}$ |
| FD CD | LD JKHL,PW | JKHL $=$ PW |
| FD DD | LD JKHL,PX | JKHL $=$ PX |
| FD ED | LD JKHL,PY | JKHL $=$ PY |
| FD FD | LD JKHL,PZ | JKHL $=$ PZ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads JKHL with ps (any of the 32-bit registers PW, PX, PY or PZ).

LD JKHL, (HL)

| Opcode | Instruction | Operation |
| :--- | ---: | :--- |
| FD 1A | LD JKHL,(HL) | JKHL= (HL) |


| Clocks | 8-Bit Access | 16-Bit Unaligned | 16-Bit Aligned |
| ---: | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 14 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads JKHL with the data whose address is in HL.

LD JKHL, (SP+HL)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| FD FE | LD |  |
|  | JKHL,(SP+HL) | JKHL $=(\mathrm{SP}+\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads JKHL with the data whose address is the sum of SP and HL.

LD JKHL, (IX+d)
LD JKHL, (IY+d)

| Opcode | Instruction | Operation |
| :---: | :---: | :--- |
| FD CE $d$ | LD JKHL,(IX+d) | JKHL $=($ IX $+d)$ |
| FD DE $d$ | LD JKHL,(IY $+d)$ | JKHL $=($ IY $+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | - |  | - |  |

## Description

Loads JKHL with the data whose address is

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$

LD JKHL, (mn)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $94 n m$ | LD JKHL, $(m n)$ | JKHL $=(m n)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 13 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads JKHL with the data whose address is the 16 -bit constant $m n$.

## LD JKHL, ( $p s+d$ )

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD JKHL,(ps+d) | JKHL $=(p s+d)$ |
| FD 0E $d$ | LD JKHL,(PW+d) | JKHL $=(\mathrm{PW}+\boldsymbol{d})$ |
| FD 1E $d$ | LD JKHL,(PX+d) | JKHL $=(\mathrm{PX}+d)$ |
| FD 2E $d$ | LD JKHL,(PY+d) | JKHL $=(\mathrm{PY}+d)$ |
| FD 3E $d$ | LD JKHL,(PZ+d) | JKHL $=(\mathrm{PZ}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads JKHL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of $p s$ and the 8 -bit signed displacement $d$.

LD JKHL, (ps+HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD JKHL,(ps+HL) | $\mathbf{J K H L}=(p \boldsymbol{s}+\mathbf{H L})$ |
| FD 0C $d$ | LD JKHL,(PW+HL) | JKHL= $(\mathrm{PW}+\mathrm{HL})$ |
| FD 1C $d$ | LD JKHL,(PX+HL) | $\mathrm{JKHL}=(\mathrm{PX}+\mathrm{HL})$ |
| FD 2C $d$ | LD JKHL,(PY+HL) | $\mathrm{JKHL}=(\mathrm{PY}+\mathrm{HL})$ |
| FD 3C $d$ | LD JKHL,(PZ+HL) | $\mathrm{JKHL}=(\mathrm{PZ+HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads JKHL with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).
The address is computed as the sum of $p s$ and HL. HL is considered sign extended to 24 bits.

LD JKHL, (SP+n)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| FD EE $n$ | LD JKHL,(SP $+n)$ | $\mathrm{L}=(\mathrm{SP}+n)$ |
|  |  | $\mathrm{H}=(\mathrm{SP}+n+1)$ |
|  |  | $\mathrm{K}=(\mathrm{SP}+n+2)$ |
|  |  | $\mathrm{J}=(\mathrm{SP}+n+3)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads JKHL with the data whose address is the sum of SP and the 8-bit unsigned constant $n$.

LD JK,mn

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| A9 $n m$ | LD JK,mn | JK $=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 4 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads JK with the 16-bit constant $m n$.

LD JK, (mn)

| Opcode | Instruction | Operation |
| :---: | :---: | :--- |
| 99 n m | LD JK, $(m n)$ | $\mathrm{J}=(m n)$ <br> $\mathrm{K}=(m n+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads JK with the data whose address is $m n$.

## LD pd,BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $p d, B C D E$ | $\mathbf{p d}=\mathbf{B C D E}$ |
| DD 8D | LD PW,BCDE | $\mathrm{PW}=\mathrm{BCDE}$ |
| DD 9D | LD PX,BCDE | $\mathrm{PX}=\mathrm{BCDE}$ |
| DD AD | LD PY,BCDE | $\mathrm{PY}=\mathrm{BCDE}$ |
| DD BD | LD PZ,BCDE | $\mathrm{PZ}=\mathrm{BCDE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with BCDE.

LD pd, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD pd,JKHL | pd $=\mathbf{J K H L}$ |
| FD 8D | LD PW,JKHL | PW $=$ JKHL |
| FD 9D | LD PX,JKHL | PX $=$ JKHL |
| FD AD | LD PY,JKHL | PY $=$ JKHL |
| FD BD | LD PZ,JKHL | PZ $=$ JKHL |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with JKHL.

LD pd,klmn

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd,klmn | pd $=\mathbf{k l m n}$ |
| ED 0Cn m l k | LD PW,klmn | $\mathrm{PW}_{0}=n ; \mathrm{PW}_{1}=m ; \mathrm{PW}_{2}=1 ; \mathrm{PW}_{3}=k$ |
| ED 1Cnm 1 k | LD PX,klmn | $\mathrm{PX}_{0}=n ; \mathrm{PX}_{1}=m ; \mathrm{PX}_{2}=1 ; \mathrm{PX}_{3}=k$ |
| ED 2Cnm 1 k | LD PY,kl mn | $\mathrm{PY}_{0}=n ; \mathrm{PY}_{1}=m ; \mathrm{PY}_{2}=1 ; \mathrm{PY}_{3}=k$ |
| ED 3Cnm $\quad \mathrm{l}$ | LD PZ, kl mn | $\mathrm{PZ}_{0}=\mathrm{n} ; \mathrm{PZ}_{1}=m ; \mathrm{PZ}_{2}=1 ; \mathrm{PZ}_{3}=k$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 8 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with the 32-bit constant klmn.

## LD pd,ps

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $p d, p s$ | $\mathbf{p d}=p s$ |
| 6D 07 | LD PW,PW | $\mathrm{PW}=\mathrm{PW}$ |
| 6D 17 | LD PW,PX | $\mathrm{PW}=\mathrm{PX}$ |
| 6D 27 | LD PW,PY | $\mathrm{PW}=\mathrm{PY}$ |
| 6D 37 | LD PW,PZ | $\mathrm{PW}=\mathrm{PZ}$ |
| 6D 47 | LD PX,PW | $\mathrm{PX}=\mathrm{PW}$ |
| 6D 57 | LD PX,PX | $\mathrm{PX}=\mathrm{PX}$ |
| 6D 67 | LD PX,PY | $\mathrm{PX}=\mathrm{PY}$ |
| 6D 77 | LD PX,PZ | $\mathrm{PX}=\mathrm{PZ}$ |
| 6D 87 | LD PY,PW | $\mathrm{PY}=\mathrm{PW}$ |
| 6D 97 | LD PY,PX | $\mathrm{PY}=\mathrm{PX}$ |
| 6D A7 | LD PY,PY | $\mathrm{PY}=\mathrm{PY}$ |
| 6D B7 | LD PY,PZ | $\mathrm{PY}=\mathrm{PZ}$ |
| 6D C7 | LD PZ,PW | $\mathrm{PZ}=\mathrm{PW}$ |
| 6D D7 | LD PZ,PX | $\mathrm{PZ}=\mathrm{PX}$ |
| 6D E7 | LD PZ,PY | $\mathrm{PZ}=\mathrm{PY}$ |
| 6D F7 | LD PZ,PZ | $\mathrm{PZ}=\mathrm{PZ}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with ps (any of PW, PX, PY or PZ).

LD pd,ps+d

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd,ps+d | $p d=p s+d$ |
| 6D 0C d | LD PW,PW+d | $\mathrm{PW}=\mathrm{PW}+\mathrm{d}$ |
| 6D 1C d | LD PW,PX+d | $P W=P X+d$ |
| 6D 2C d | LD PW, PY + d | $\mathrm{PW}=\mathrm{PY}+\mathrm{d}$ |
| 6D 3C d | LD PW,PZ+d | $P W=P Z+d$ |
| 6D 4C d | LD PX,PW+d | $\mathrm{PX}=\mathrm{PW}+\mathrm{d}$ |
| 6D 5C d | LD PX,PX+d | $P X=P X+d$ |
| 6D 6C d | LD PX,PY+d | $P X=P Y+d$ |
| 6D 7C d | LD PX,PZ+d | $P X=P Z+d$ |
| 6D 8C d | LD PY,PW+d | $P Y=P W+d$ |
| 6D 9C d | LD PY,PX+d | $P Y=P X+d$ |
| 6D AC d | LD PY,PY+d | $P Y=P Y+d$ |
| 6D BC d | LD PY,PZ+d | $P Y=P Z+d$ |
| 6D CC d | LD PZ,PW+d | $\mathrm{PZ}=\mathrm{PW}+\mathrm{d}$ |
| 6D DC d | LD PZ,PX+d | $P Z=P X+d$ |
| 6 DEC d | LD PZ, PY+d | $P Z=P Y+d$ |
| 6 DFC d | LD PZ,PZ+d | $P Z=P Z+d$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 4 | 4 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads $p d$ (any of the 32 -bit registers PW, PX, PY or PZ) with the sum of $p s$ (any of PW, PX, PY or PZ) and the 8 -bit displacement $d$. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of $p s$. If the upper two bytes are all 1 's, then it is 16 -bit addition. The following example illustrates this point:
ld PW, OxFFFFFFFF
ld PW, PW+1 ;yields PW=0xFFFF0000
ld PW, 0x7FFFFFFF
ld PW, PW+1 ;Yields PW=0x80000000

## LD pd,ps+DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $p d, p s+D E$ | $p d=p s+D E$ |
| 6D 06 | LD PW,PW+DE | $\mathrm{PW}=\mathrm{PW}+\mathrm{DE}$ |
| 6D 16 | LD PW,PX+DE | $\mathrm{PW}=\mathrm{PX}+\mathrm{DE}$ |
| 6D 26 | LD PW,PY+DE | $\mathrm{PW}=\mathrm{PY}+\mathrm{DE}$ |
| 6D 36 | LD PW,PZ+DE | $\mathrm{PW}=\mathrm{PZ} \mathrm{+} \mathrm{DE}$ |
| 6D 46 | LD PX,PW+DE | $\mathrm{PX}=\mathrm{PW}+\mathrm{DE}$ |
| 6D 56 | LD PX,PX+DE | $\mathrm{PX}=\mathrm{PX}+\mathrm{DE}$ |
| 6D 66 | LD PX,PY+DE | $\mathrm{PX}=\mathrm{PY}+\mathrm{DE}$ |
| 6D 76 | LD PX,PZ+DE | $\mathrm{PX}=\mathrm{PZ} \mathrm{+} \mathrm{DE}$ |
| 6D 86 | LD PY,PW+DE | $\mathrm{PY}=\mathrm{PW}+\mathrm{DE}$ |
| 6D 96 | LD PY,PX+DE | $\mathrm{PY}=\mathrm{PX} \mathrm{+} \mathrm{DE}$ |
| 6D A6 | LD PY,PY+DE | $\mathrm{PY}=\mathrm{PY}+\mathrm{DE}$ |
| 6D B6 | LD PY,PZ+DE | $\mathrm{PY}=\mathrm{PZ} \mathrm{+} \mathrm{DE}$ |
| 6D C6 | LD PZ,PW+DE | $\mathrm{PZ}=\mathrm{PW}+\mathrm{DE}$ |
| 6D D6 | LD PZ,PX+DE | $\mathrm{PZ}=\mathrm{PX} \mathrm{+} \mathrm{DE}$ |
| 6D E6 | LD PZ,PY+DE | $\mathrm{PZ}=\mathrm{PY}+\mathrm{DE}$ |
| 6D F6 | LD PZ,PZ+DE | $\mathrm{PZ}=\mathrm{PZ} \mathrm{+} \mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and DE. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of $p$ s. If the upper two bytes are all ones, then it is 16 -bit addition. The following example illustrates this point:
ld PW, 0xFFFFFFFF
ld PW, PW+DE ;yields PW=0xFFFFOOOO if DE=1
ld PW, 0x7FFFFFFF
ld PW, PW+DE ;yields PW=0x80000000 if DE=1

LD pd,ps+HL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd,ps+HL | $p d=p s+\mathbf{H L}$ |
| 6D 0E | LD PW,PW+HL | $\mathrm{PW}=\mathrm{PW}+\mathrm{HL}$ |
| 6D 1E | LD PW,PX+HL | PW = PX + HL |
| 6D 2E | LD PW,PY+HL | $\mathrm{PW}=\mathrm{PY}+\mathrm{HL}$ |
| 6D 3E | LD PW,PZ+HL | PW = PZ + HL |
| 6D 4E | LD PX,PW+HL | $\mathrm{PX}=\mathrm{PW}+\mathrm{HL}$ |
| 6D 5E | LD PX,PX+HL | $\mathrm{PX}=\mathrm{PX}+\mathrm{HL}$ |
| 6D 6E | LD PX,PY+HL | $\mathrm{PX}=\mathrm{PY}+\mathrm{HL}$ |
| 6D 7E | LD PX,PZ+HL | PX = PZ + HL |
| 6D 8E | LD PY,PW+HL | $\mathrm{PY}=\mathrm{PW}+\mathrm{HL}$ |
| 6D 9E | LD PY,PX+HL | $\mathrm{PY}=\mathrm{PX}+\mathrm{HL}$ |
| 6D AE | LD PY,PY+HL | $\mathrm{PY}=\mathrm{PY}+\mathrm{HL}$ |
| 6D BE | LD PY,PZ+HL | $\mathrm{PY}=\mathrm{PZ}+\mathrm{HL}$ |
| 6D CE | LD PZ, PW+HL | $\mathrm{PZ}=\mathrm{PW}+\mathrm{HL}$ |
| 6D DE | LD PZ, PX+HL | $\mathrm{PZ}=\mathrm{PX}+\mathrm{HL}$ |
| 6D EE | LD PZ, PY+HL | $\mathrm{PZ}=\mathrm{PY}+\mathrm{HL}$ |
| 6D FE | LD PZ,PZ+HL | $\mathrm{PZ}=\mathrm{PZ}+\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and HL. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of $p$ s. If the upper two bytes are all ones, then it is 16 -bit addition. The following example illustrates this point:
ld PW, 0xFFFFFFFF
ld PW, PW+HL ;yields PW=0xFFFFOOOO if HL=1
ld PW, 0x7FFFFFFF
ld PW, PW+HL ;Yields PW=0x80000000 if HL=1

## LD pd,ps+IX

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd,ps+IX | $p d=p s+I X$ |
| 6D 04 | LD PW,PW+IX | $\mathrm{PW}=\mathrm{PW}+\mathrm{IX}$ |
| 6D 14 | LD PW,PX+IX | PW = PX + IX |
| 6D 24 | LD PW,PY+IX | $\mathrm{PW}=\mathrm{PY}+\mathrm{IX}$ |
| 6D 34 | LD PW,PZ+IX | $\mathrm{PW}=\mathrm{PZ}+\mathrm{IX}$ |
| 6D 44 | LD PX,PW+IX | PX $=$ PW + IX |
| 6D 54 | LD PX,PX+IX | $\mathrm{PX}=\mathrm{PX}+\mathrm{IX}$ |
| 6D 64 | LD PX,PY+IX | $\mathrm{PX}=\mathrm{PY}+\mathrm{IX}$ |
| 6D 74 | LD PX,PZ+IX | $\mathrm{PX}=\mathrm{PZ}+\mathrm{IX}$ |
| 6D 84 | LD PY,PW+IX | PY = PW + IX |
| 6D 94 | LD PY,PX+IX | $\mathrm{PY}=\mathrm{PX}+\mathrm{IX}$ |
| 6D A4 | LD PY,PY+IX | $\mathrm{PY}=\mathrm{PY}+\mathrm{IX}$ |
| 6D B4 | LD PY,PZ+IX | $P Y=P Z+I X$ |
| 6D C4 | LD PZ,PW+IX | $\mathrm{PZ}=\mathrm{PW}+\mathrm{IX}$ |
| 6D D4 | LD PZ,PX+IX | $\mathrm{PZ}=\mathrm{PX}+\mathrm{IX}$ |
| 6D E4 | LD PZ,PY+IX | $\mathrm{PZ}=\mathrm{PY}+\mathrm{IX}$ |
| 6D F4 | LD PZ,PZ+IX | $P Z=P Z+I X$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and IX. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of $p$ s. If the upper two bytes are all ones, then it is 16 -bit addition. The following example illustrates this point:
ld PW, 0xFFFFFFFF
ld PW, PW+IX ;yields PW=0xFFFF0000 if IX=1
ld PW, 0x7FFFFFFF
ld PW, PW+IX ;Yields PW=0x80000000 if IX=1

## LD pd,ps+IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD pd,ps+IY | $\mathbf{p d}=p s+\mathbf{I Y}$ |
| 6D 05 | LD PW,PW+IY | $\mathrm{PW}=\mathrm{PW}+\mathrm{IY}$ |
| 6D 15 | LD PW,PX+IY | $\mathrm{PW}=\mathrm{PX}+\mathrm{IY}$ |
| 6D 25 | LD PW,PY+IY | $\mathrm{PW}=\mathrm{PY}+\mathrm{IY}$ |
| 6D 35 | LD PW,PZ+IY | $\mathrm{PW}=\mathrm{PZ}+\mathrm{IY}$ |
| 6D 45 | LD PX,PW+IY | $\mathrm{PX}=\mathrm{PW}+\mathrm{IY}$ |
| 6D 55 | LD PX,PX+IY | $\mathrm{PX}=\mathrm{PX}+\mathrm{IY}$ |
| 6D 65 | LD PX,PY+IY | $\mathrm{PX}=\mathrm{PY}+\mathrm{IY}$ |
| 6D 75 | LD PX,PZ+IY | $\mathrm{PX}=\mathrm{PZ} \mathrm{+} \mathrm{IY}$ |
| 6D 85 | LD PY,PW+IY | $\mathrm{PY}=\mathrm{PW}+\mathrm{IY}$ |
| 6D 95 | LD PY,PX+IY | $\mathrm{PY}=\mathrm{PX}+\mathrm{IY}$ |
| 6D A5 | LD PY,PY+IY | $\mathrm{PY}=\mathrm{PY}+\mathrm{IY}$ |
| 6D B5 | LD PY,PZ+IY | $\mathrm{PY}=\mathrm{PZ} \mathrm{+} \mathrm{IY}$ |
| 6D C5 | LD PZ,PW+IY | $\mathrm{PZ}=\mathrm{PW}+\mathrm{IX}$ |
| 6D D5 | LD PZ,PX+IY | $\mathrm{PZ}=\mathrm{PX}+\mathrm{IX}$ |
| 6D E5 | LD PZ,PY+IY | $\mathrm{PZ}=\mathrm{PY}+\mathrm{IX}$ |
| 6D F5 | LD PZ,PZ+IY | $\mathrm{PZ}=\mathrm{PZ} \mathrm{+} \mathrm{IX}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the sum of ps (any of PW, PX, PY or PZ) and IY. These instructions cannot be used for general 32-bit arithmetic because the addition depends on the upper two bytes of $p$ s. If the upper two bytes are all ones, then it is 16 -bit addition. The following example illustrates this point:
ld PW, 0xFFFFFFFF
ld PW, PW+IY ;yields PW=0xFFFFOOOO if IY=1
ld PW, 0x7FFFFFFF
ld PW, PW+IY ;Yields PW=0x80000000 if IY=1

LD pd, (HTR+HL)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | $\begin{aligned} & \text { LD } \\ & p d,(H T R+H L) \end{aligned}$ | $\begin{aligned} & \mathbf{p d}_{0}=(\mathbf{H T R}+\mathbf{H L}) \\ & \mathbf{p d}_{1}=(\mathbf{H T R}+\mathbf{H L}+\mathbf{1}) \\ & \mathbf{p d}_{2}=(\mathbf{H T R}+\mathbf{H L}+2) \\ & \mathbf{p d}_{3}=(\mathbf{H T R}+\mathbf{H L}+3) \end{aligned}$ |
| ED 01 | LD PW,(HTR+HL) | $\begin{aligned} & \mathrm{PW}_{0}=(\mathrm{HTR}+\mathrm{HL}) \\ & \mathrm{PW}_{1}=(\mathrm{HTR}+\mathrm{HL}+1) \\ & \mathrm{PW}_{2}=(\mathrm{HTR}+\mathrm{HL}+2) \\ & \mathrm{PW}_{3}=(\mathrm{HTR}+\mathrm{HL}+3) \end{aligned}$ |
| ED 11 | LD PX,(HTR+HL) | $\begin{aligned} & \mathrm{PX}_{0}=(\mathrm{HTR}+\mathrm{HL}) \\ & \mathrm{PX}_{1}=(\mathrm{HTR}+\mathrm{HL}+1) \\ & \mathrm{PX}_{2}=(\mathrm{HTR}+\mathrm{HL}+2) \\ & \mathrm{PX}_{3}=(\mathrm{HTR}+\mathrm{HL}+3) \end{aligned}$ |
| ED 21 | LD PY,(HTR+HL) | $\begin{aligned} & \mathrm{PY}_{0}=(\mathrm{HTR}+\mathrm{HL}) \\ & \mathrm{PY}_{1}=(\mathrm{HTR}+\mathrm{HL}+1) \\ & \mathrm{PY}_{2}=(\mathrm{HTR}+\mathrm{HL}+2) \\ & \mathrm{PY}_{3}=(\mathrm{HTR}+\mathrm{HL}+3) \end{aligned}$ |
| ED 31 | LD PZ,(HTR+HL) | $\begin{aligned} & \mathrm{PZ}_{0}=(\mathrm{HTR}+\mathrm{HL}) \\ & \mathrm{PZ}_{1}=(\mathrm{HTR}+\mathrm{HL}+1) \\ & \mathrm{PZ}_{2}=(\mathrm{HTR}+\mathrm{HL}+2) \\ & \mathrm{PZ}_{3}=(\mathrm{HTR}+\mathrm{HL}+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is the sum of HTR and HL.

## LD pd, (ps+d)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd, $(p s+d)$ | $\begin{aligned} & \operatorname{pd}_{0}=(p s+d) ; \operatorname{pd}_{1}=(p s+d+1) \\ & \operatorname{pd}_{2}=(p s+d+2) ; \mathbf{p d}_{3}=(p s+d+3) \end{aligned}$ |
| 6D $08 d$ | LD PW,(PW+d) | $\begin{aligned} & \mathrm{PW}_{0}=(p s+d) \\ & \mathrm{PW}_{1}=(p s+d+1) \\ & \mathrm{PW}_{2}=(p s+d+2) \\ & \mathrm{PW}_{3}=(p s+d+3) \end{aligned}$ |
| 6D $18 d$ | LD PW,(PX+d) |  |
| 6D 28 d | LD PW,(PY+d) |  |
| 6D $38 d$ | LD PW,(PZ+d) |  |
| 6D $48 d$ | LD PX,(PW+d) | $\begin{aligned} & \mathrm{PX}_{0}=(p s+d) \\ & \mathrm{PX}_{1}=(p s+d+1) \\ & \mathrm{PX}_{2}=(p s+d+2) \\ & \mathrm{PX}_{3}=(p s+d+3) \end{aligned}$ |
| 6D $58 d$ | LD PX, (PX+d) |  |
| 6D 68 d | LD PX, (PY+d) |  |
| 6D $78 d$ | LD PX, (PZ+d) |  |
| 6D 88 d | LD PY,(PW+d) | $\begin{aligned} & \mathrm{PY}=(p s+d) \\ & \mathrm{PY}_{1}=(p s+d+1) \\ & \mathrm{PY}_{2}=(p s+d+2) \\ & \mathrm{PY}_{3}=(p s+d+3) \end{aligned}$ |
| 6D $98 d$ | LD PY,(PX+d) |  |
| 6D A8 d | LD PY,(PY+d) |  |
| 6D B8 d | LD PY,(PZ+d) |  |
| 6D C8 d | LD PZ, (PW+d) | $\begin{aligned} & \mathrm{PZ}_{0}=(p s+d) \\ & \mathrm{PZ}_{1}=(p s+d+1) \\ & \mathrm{PZ}_{2}=(p s+d+2) \\ & \mathrm{PZ}_{3}=(p s+d+3) \end{aligned}$ |
| 6D D8 d | LD PZ, (PX+d) |  |
| 6D E8 d | LD PZ, (PY+d) |  |
| 6D F8 d | LD PZ, (PZ+d) |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of $p s$ and the 8 -bit displacement $d$.

```
LD pd, (ps+HL)
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd, $(p s+H L)$ | $\begin{aligned} & \operatorname{pd}_{0}=(p s+H L) ; \operatorname{pd}_{1}=(p s+H L+1) \\ & \operatorname{pd}_{2}=(p s+H L+2) ; \operatorname{pd}_{3}=(p s+H L+3) \end{aligned}$ |
| 6D 0A | LD PW,(PW+HL) | $\begin{aligned} & \mathrm{PW}_{0}=(p s+\mathrm{HL}) \\ & \mathrm{PW}_{1}=(p s+\mathrm{HL}+1) \\ & \mathrm{PW}_{2}=(p s+\mathrm{HL}+2) \\ & \mathrm{PW}_{3}=(p s+\mathrm{HL}+3) \end{aligned}$ |
| 6D 1A | LD PW,(PX+HL) |  |
| 6D 2A | LD PW,(PY+HL) |  |
| 6D 3A | LD PW,(PZ+HL) |  |
| 6D 4A | LD PX,(PW+HL) | $\begin{aligned} \mathrm{PX}_{0} & =(p s+\mathrm{HL}) \\ \mathrm{PX}_{1} & =(p s+\mathrm{HL}+1) \\ \mathrm{PX}_{2} & =(p s+H L+2) \\ \mathrm{PX}_{3} & =(p s+H L+3) \end{aligned}$ |
| 6D 5A | LD PX,(PX+HL) |  |
| 6D 6A | LD PX,(PY+HL) |  |
| 6D 7A | LD PX,(PZ+HL) |  |
| 6D 8A | LD PY,(PW+HL) | $\begin{aligned} & \mathrm{PY}_{0}=(p s+H L) \\ & \mathrm{PY}_{1}=(p s+H L+1) \\ & \mathrm{PY}_{2}=(p s+H L+2) \\ & \mathrm{PY}_{3}=(p s+H L+3) \end{aligned}$ |
| 6D 9A | LD PY,(PX+HL) |  |
| 6D AA | LD PY,(PY+HL) |  |
| 6D BA | LD PY,(PZ+HL) |  |
| 6D CA | LD PZ,(PW+HL) | $\begin{aligned} & \mathrm{PZ}_{0}=(p s+H L) \\ & \mathrm{PZ}_{1}=(p s+H L+1) \\ & \mathrm{PZ}_{2}=(p s+H L+2) \\ & \mathrm{PZ}_{3}=(p s+H L+3) \end{aligned}$ |
| 6D DA | LD PZ, (PX+HL) |  |
| 6D EA | LD PZ,(PY+HL) |  |
| 6D FA | LD PZ,(PZ+HL) |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 15 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).
The address is computed as the sum of $p s$ and HL. HL is considered sign extended to 24 bits.

LD $p d,(S P+n)$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD pd, (SP+n) | $\begin{aligned} & \mathbf{p d}_{0}=(\mathbf{S P}+n) \\ & \mathbf{p d}_{1}=(\mathbf{S P}+n+\mathbf{1}) \\ & \mathbf{p d}_{2}=(\mathbf{S P}+n+2) \\ & \mathbf{p d}_{3}=(\mathbf{S P}+n+3) \end{aligned}$ |
| ED $04 n$ | LD PW, (SP+n) | $\begin{aligned} & \mathrm{PW}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PW}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PW}_{2}=(\mathrm{SP}+n+2) \\ & \mathrm{PW}_{3}=(\mathrm{SP}+n+3) \end{aligned}$ |
| ED $14 n$ | LD PX, (SP+n) | $\begin{aligned} & \mathrm{PX}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PX}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PX}_{2}=(\mathrm{SP}+n+2) \\ & \mathrm{PX}_{3}=(\mathrm{SP}+n+3) \end{aligned}$ |
| ED $24 n$ | LD PY,(SP+n) | $\begin{aligned} & \mathrm{PY}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PY}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PY}_{2}=(\mathrm{SP}+n+2) \\ & \mathrm{PY}_{3}=(\mathrm{SP}+n+3) \end{aligned}$ |
| ED $34 n$ | LD PZ, (SP+n) | $\begin{aligned} & \mathrm{PZ}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PZ}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PZ}_{2}=(\mathrm{SP}+n+2) \\ & \mathrm{PZ}_{3}=(\mathrm{SP}+n+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 15 | 14 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads pd (any of the 32-bit registers PW, PX, PY or PZ) with the 32 bits of data whose address is the sum of SP and the 8 -bit unsigned constant $n$.

LD rr, (ps+d)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD $r r,(p s+d)$ | $\mathbf{r r}_{\text {low }}=(\mathbf{p s}+\mathbf{d}) ; \mathbf{r r}_{\text {high }}=(\mathbf{p s}+\mathbf{d}+\mathbf{1})$ |
| 6D 00 d | LD BC, (PW+d) | $\mathrm{C}=(\mathrm{PW}+\mathrm{d}) ; \mathrm{B}=(\mathrm{PW}+\mathrm{d}+1)$ |
| 6D 10 d | LD BC, (PX+d) | $\mathrm{C}=(\mathrm{PX}+\mathrm{d}) ; \mathrm{B}=(\mathrm{PX}+d+1)$ |
| 6D 20 d | LD BC, (PY+d) | $\mathrm{C}=(\mathrm{PY}+\mathrm{d}) ; \mathrm{B}=(\mathrm{PY}+\mathrm{d}+1)$ |
| 6D 30 d | LD BC, (PZ+d) | $\mathrm{C}=(\mathrm{PZ}+\mathrm{d}) ; \mathrm{B}=(\mathrm{PZ}+\mathrm{d}+1)$ |
| 6D 40 d | LD DE, (PW+d) | $\mathrm{E}=(\mathrm{PW}+\mathrm{d}) ; \mathrm{D}=(\mathrm{PW}+d+1)$ |
| 6D $50 d$ | LD DE, (PX+d) | $\mathrm{E}=(\mathrm{PX}+\mathrm{d}) ; \mathrm{D}=(\mathrm{PX}+d+1)$ |
| 6D $60 d$ | LD DE, (PY+d) | $\mathrm{E}=(\mathrm{PY}+\mathrm{d}) ; \mathrm{D}=(\mathrm{PY}+\mathrm{d}+1)$ |
| 6D $70 d$ | LD DE, (PZ+d) | $\mathrm{E}=(\mathrm{PZ}+d) ; \mathrm{D}=(\mathrm{PZ}+\mathrm{d}+1)$ |
| 6D $80 d$ | LD IX, (PW+d) | $\mathrm{IX}_{\text {low }}=(\mathrm{PW}+\mathrm{d}) ; \mathrm{IX}_{\text {high }}=(\mathrm{PW}+d+1)$ |
| 6D 90 d | LD IX, (PX+d) | $\mathrm{IX}_{\text {low }}=(\mathrm{PX}+d) ; \mathrm{IX}_{\mathrm{high}}=(\mathrm{PX}+d+1)$ |
| $6 \mathrm{D} \mathrm{A0} \mathrm{~d}$ | LD IX,(PY+d) | $\mathrm{IX}_{\text {low }}=(\mathrm{PY}+\mathrm{d}) ; \mathrm{IX}_{\text {high }}=(\mathrm{PY}+\mathrm{d}+1)$ |
| 6D B0 d | LD IX,(PZ+d) | $\mathrm{IX}_{\text {low }}=\left(\mathrm{PZ}+\right.$ d) $; \mathrm{IX}_{\text {high }}=(\mathrm{PZ}+d+1)$ |
| 6D C0 d | LD IY,(PW+d) | $\mathrm{IY}_{\text {low }}=(\mathrm{PW}+d) ; \mathrm{I} \mathrm{Y}_{\mathrm{high}}=(\mathrm{PW}+d+1)$ |
| 6D D0 d | LD IY,(PX+d) | $\mathrm{IY}_{\text {low }}=(\mathrm{PX}+d) ; \mathrm{IY}_{\mathrm{high}}=(\mathrm{PX}+d+1)$ |
| 6D E0 d | LD IY,(PY+d) | $\mathrm{IY}_{\mathrm{low}}=(\mathrm{PY}+d) ; \mathrm{IY}_{\mathrm{high}}=(\mathrm{PY}+d+1)$ |
| 6D F0 d | LD IY,(PZ+d) | IY low $=(\mathrm{PZ}+\mathrm{d}) ; \mathrm{IY}_{\text {high }}=(\mathrm{PZ}+d+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 11 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads $r r$ (any of the 16 -bit registers BC, DE, IX or IY) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

The address is computed as the sum of $p s$ (one of the 32 -bit registers PW, PX, PY or PZ) and the 8 -bit signed displacement $d$.
The instructions "LD IX,(ps+d)" and "LD IY,(ps+d)" are not affected by ALTD.

LD rr, (ps+HL)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD rr, $(p s+H L)$ | $\mathbf{r r}_{\text {low }}=(\mathbf{p s}+\mathbf{d}) ; \mathbf{r r}_{\text {high }}=(\mathbf{p s}+\mathbf{d}+\mathbf{1})$ |
| 6D 02 | LD BC, (PW+HL) | $\mathrm{C}=(\mathrm{PW}+\mathrm{HL}) ; \mathrm{B}=(\mathrm{PW}+\mathrm{HL}+1)$ |
| 6D 12 | LD BC, (PX+HL) | $\mathrm{C}=(\mathrm{PX}+\mathrm{HL}) ; \mathrm{B}=(\mathrm{PX}+\mathrm{HL}+1)$ |
| 6D 22 | LD BC,(PY+HL) | $\mathrm{C}=(\mathrm{PY}+\mathrm{HL}) ; \mathrm{B}=(\mathrm{PY}+\mathrm{HL}+1)$ |
| 6D 32 | LD BC,(PZ+HL) | $\mathrm{C}=(\mathrm{PZ}+\mathrm{HL}) ; \mathrm{B}=(\mathrm{PZ}+\mathrm{HL}+1)$ |
| 6D 42 | LD DE, (PW+HL) | $\mathrm{E}=(\mathrm{PW}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PW}+\mathrm{HL}+1)$ |
| 6D 52 | LD DE,(PX+HL) | $\mathrm{E}=(\mathrm{PX}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PX}+\mathrm{HL}+1)$ |
| 6D 62 | LD DE,(PY+HL) | $\mathrm{E}=(\mathrm{PY}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PY}+\mathrm{HL}+1)$ |
| 6D 72 | LD DE,(PZ+HL) | $\mathrm{E}=(\mathrm{PZ}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{PZ}+\mathrm{HL}+1)$ |
| 6D 82 | LD IX,(PW+HL) | $\mathrm{IX}_{\text {low }}=(\mathrm{PW}+\mathrm{HL}) ; \mathrm{IX}_{\mathrm{high}}=(\mathrm{PW}+\mathrm{HL}+1)$ |
| 6D 92 | LD IX,(PX+HL) | $\mathrm{IX}_{\text {low }}=(\mathrm{PX}+\mathrm{HL}) ; \mathrm{IX}_{\mathrm{high}}=(\mathrm{PX}+\mathrm{HL}+1)$ |
| 6D A2 | LD IX,(PY+HL) | $\mathrm{IX}_{\text {low }}=(\mathrm{PY}+\mathrm{HL}) ; \mathrm{IX}_{\mathrm{high}}=(\mathrm{PY}+\mathrm{HL}+1)$ |
| 6D B2 | LD IX,(PZ+HL) | $\mathrm{IX}_{\text {low }}=(\mathrm{PZ}+\mathrm{HL}) ; \mathrm{IX}_{\mathrm{high}}=(\mathrm{PZ}+\mathrm{HL}+1)$ |
| 6D C2 | LD IY,(PW+HL) | $I Y_{\text {low }}=(\mathrm{PW}+\mathrm{HL}) ; I Y_{\text {high }}=(\mathrm{PW}+\mathrm{HL}+1)$ |
| 6D D2 | LD IY,(PX+HL) | $I Y_{\text {low }}=(\mathrm{PX}+\mathrm{HL}) ; \mathrm{I} \mathrm{Y}_{\text {high }}=(\mathrm{PX}+\mathrm{HL}+1)$ |
| 6D E2 | LD IY,(PY+HL) | $I Y_{\text {low }}=(\mathrm{PY}+\mathrm{HL}) ; \mathrm{I} \mathrm{Y}_{\mathrm{high}}=(\mathrm{PY}+\mathrm{HL}+1)$ |
| 6D F2 | LD IY,(PZ+HL) | $\mathrm{IY} \text { low }=(\mathrm{PZ}+\mathrm{HL}) ; \mathrm{IY}_{\text {high }}=(\mathrm{PZ}+\mathrm{HL}+1)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads $r r$ (one of the 16 -bit registers BC, DE, IX or IY) with the data whose address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p s$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).
The address is computed as the sum of $p s$ (one of the 32-bit registers PW, PX, PY or PZ) and HL.
The instructions "LD IX,(ps+d)" and "LD IY,(ps+d)" are not affected by ALTD.

LD $r, g$

| Opcode |  |  |  |  |  |  |  | Instruction | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r, g$ | A | B | C | D | E | H | L | LD $r, g$ | $r=g$ |
| A | 7F | 78 | 79 | 7A | 7B | 7 C | 7D |  |  |
| B | 47 | 40 | 41 | 42 | 43 | 44 | 45 |  |  |
| C | 4F | 48 | 49 | 4A | 4B | 4C | 4D |  |  |
| D | 57 | 50 | 51 | 52 | 53 | 54 | 55 |  |  |
| E | 5F | 58 | 59 | 5A | 5B | 5C | 5D |  |  |
| H | 67 | 60 | 61 | 62 | 63 | 64 | 65 |  |  |
| L | 6F | 68 | 69 | 6A | 6B | 6C | 6D |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16 -Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\cdot$ |  |  |  |  |  |  |

## Description

Loads $r$ (any of the registers A, B, C, D, E, H, or L) with $g$ (any of the registers A, B, C, D, E, H, or L).

```
LD r,g
```

| Opcode |  |  |  |  |  |  |  | Instruction | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $r, g$ | A | B | C | D | E | H | L | LD r,g | $r=g$ |
| A | $\begin{aligned} & 7 \mathrm{~F} \\ & 7 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 78 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 79 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 7 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 7 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 7 \mathrm{C} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 7 \mathrm{D} \end{aligned}$ |  |  |
| B | $\begin{aligned} & 7 \mathrm{~F} \\ & 47 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 40 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 41 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 42 \end{aligned}$ | $\begin{aligned} & 7 F \\ & 43 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 44 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 45 \end{aligned}$ |  |  |
| C | $\begin{aligned} & 7 \mathrm{~F} \\ & 4 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 48 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 49 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 4 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 4 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 4 \mathrm{C} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 4 \mathrm{D} \end{aligned}$ |  |  |
| D | $\begin{aligned} & 7 \mathrm{~F} \\ & 57 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 50 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 51 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 52 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 53 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 54 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 55 \end{aligned}$ |  |  |
| E | $\begin{aligned} & 7 \mathrm{~F} \\ & 5 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 58 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 59 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 5 \mathrm{~A} \end{aligned}$ | $5 \mathrm{~B}^{\text {a }}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 5 \mathrm{C} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 5 \mathrm{D} \end{aligned}$ |  |  |
| H | $\begin{aligned} & 7 \mathrm{~F} \\ & 67 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 60 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 61 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 62 \end{aligned}$ | $\begin{aligned} & 7 F \\ & 63 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 64 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 65 \end{aligned}$ |  |  |
| L | $\begin{aligned} & 7 \mathrm{~F} \\ & 6 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 68 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 69 \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 6 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 6 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 6 \mathrm{C} \end{aligned}$ | $\begin{aligned} & 7 \mathrm{~F} \\ & 6 \mathrm{D} \end{aligned}$ |  |  |

a. This is actually the IDET instruction, unless preceded by the ALTD prefix, in which case the instruction is "LD E', E "

| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads $r$ (any of the registers A, B, C, D, E, H, or L) with $g$ (any of the registers A, B, C, D, E, H, or L).

LD $r, n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $r, n$ | $r=n$ |
| $3 \mathrm{E} n$ | LD A,$n$ | $\mathrm{~A}=n$ |
| $06 n$ | LD B,$n$ | $\mathrm{~B}=n$ |
| $0 \mathrm{E} n$ | LD C, $n$ | $\mathrm{C}=n$ |
| $16 n$ | LD D, $n$ | $\mathrm{D}=n$ |
| $1 \mathrm{E} n$ | LD E, $n$ | $\mathrm{E}=n$ |
| $26 n$ | LD H, $n$ | $\mathrm{H}=n$ |
| $2 \mathrm{E} n$ | LD L, $n$ | $\mathrm{~L}=n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads $r$ (any of the registers A, B, C, D, E, H, or L) with the 8 -bit constant $n$.

LD $r$, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $r,(H L)$ | $r=(H L)$ |
| 7 E | LD A,(HL) | $\mathrm{A}=(\mathrm{HL})$ |
| 46 | LD B,(HL) | $\mathrm{B}=(\mathrm{HL})$ |
| 4 E | LD C,(HL) | $\mathrm{C}=(\mathrm{HL})$ |
| 56 | LD D,(HL) | $\mathrm{D}=(\mathrm{HL})$ |
| 5 E | LD E,(HL) | $\mathrm{E}=(\mathrm{HL})$ |
| 66 | LD H,(HL) | $\mathrm{H}=(\mathrm{HL})$ |
| 6 E | LD L,(HL) | $\mathrm{L}=(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 5 | 5 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads $r$ (any of the registers $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}$, or L ) with the data whose address is the data in HL.

LD $r,(I X+d)$
LD $r,(I Y+d)$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD $r$, (IX + d) | $r=(I X+d)$ |
| DD 7E d | LD A, (IX $+d$ ) | $\mathrm{A}=(\mathrm{IX}+\mathrm{d})$ |
| DD 46 d | LD B, (IX+d) | $\mathrm{B}=(\mathrm{IX}+d)$ |
| DD 4E d | LD C, (IX + d) | $\mathrm{C}=(\mathrm{IX}+d)$ |
| DD 56 d | LD D, (IX $+d$ ) | $\mathrm{D}=(\mathrm{IX}+\mathrm{d})$ |
| DD 5E d | LD E, (IX+d) | $\mathrm{E}=(\mathrm{IX}+$ d) |
| DD 66 d | LD H, (IX $+d$ ) | $\mathrm{H}=(\mathrm{IX}+\mathrm{d})$ |
| DD 6E d | LD L, (IX + d) | $\mathrm{L}=(\mathrm{IX}+d)$ |
| - | LD r, (IY+d) | $r=(I Y+d)$ |
| FD 7E d | LD A, (IY+d) | $\mathrm{A}=(\mathrm{IY}+\mathrm{d})$ |
| FD 46 d | LD B,(IY+d) | $\mathrm{B}=(\mathrm{IY}+\mathrm{d})$ |
| FD 4E d | LD C, (IY+d) | $\mathrm{C}=(\mathrm{IY}+\mathrm{d})$ |
| FD 56 d | LD D, (IY+d) | $\mathrm{D}=(\mathrm{IY}+\mathrm{d})$ |
| FD 5E d | LD E, (IY+d) | $\mathrm{E}=(\mathrm{IY}+\mathrm{d})$ |
| FD 66 d | LD H, (IY+d) | $\mathrm{H}=(\mathrm{IY}+\mathrm{d})$ |
| FD 6E d | LD L, (IY+d) | $L=(I Y+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Loads $r$ (any of the registers A, B, C, D, E, H, or L) with the data whose address is:

- the sum of IX and a the 8 -bit signed displacement $d$, or
- the sum of IY and $d$


## LD SP,HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| F9 | LD SP,HL | $\mathrm{SP}=\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads SP with HL.
These are chained-atomic instructions, meaning that an interrupt cannot take place between one of these instructions and the instruction following it.

LD SP,IX
LD SP,IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- | :--- |
| DD F9 | LD SP,IX | SP = IX |
| FD F9 | LD SP,IY | SP = IY |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads SP with IX or IY.
These are chained-atomic instructions, meaning that an interrupt cannot take place between one of these instructions and the instruction following it.

## LD XPC,A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 67 | LD XPC,A | XPC $=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads XPC with A.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## LD LXPC,HL

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 97 | LD LXPC,HL | $\mathrm{LXPC}_{\text {low }}=\mathrm{L}$ <br> $\mathrm{LXPC}_{\text {high }}=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the 12-bit LXPC with HL. The most significant 4 bits of HL are ignored.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

LD (BC),A
LD (DE),A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 02 | LD $(\mathrm{BC}), \mathrm{A}$ | $(\mathrm{BC})=\mathrm{A}$ |
| 12 | $\mathrm{LD}(\mathrm{DE}), \mathrm{A}$ | $(\mathrm{DE})=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 7 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads the memory location whose address is BC or DE with A .

LD (HL), $n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $36 n$ | $\mathrm{LD}(\mathrm{HL}), n$ | $(\mathrm{HL})=n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 6 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | $\bullet$ |

## Description

Loads the memory location whose address is HL with the 8 -bit constant $n$.

LD (HL) , r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-\sim$ | LD (HL),r | $(\mathbf{H L})=\boldsymbol{r}$ |
| 77 | LD (HL),A | $(\mathrm{HL})=$ A |
| 70 | LD (HL),B | $(\mathrm{HL})=$ B |
| 71 | LD (HL),C | $(\mathrm{HL})=\mathrm{C}$ |
| 72 | LD (HL),D | $(\mathrm{HL})=\mathrm{D}$ |
| 73 | LD (HL),E | $(\mathrm{HL})=$ E |
| 74 | LD (HL),H | $(\mathrm{HL})=\mathrm{H}$ |
| 75 | LD (HL),L | $(\mathrm{HL})=\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 6 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 6 | 6 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is in HL, with $r$ (any of the registers A, B, C, D, E, H, or L).

LD (HL), BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 1B | LD (HL),BCDE | $(\mathrm{HL})=\mathrm{E}$ |
|  |  | $(\mathrm{HL}+1)=\mathrm{D}$ |
|  |  | $(\mathrm{HL}+2)=\mathrm{C}$ |
|  |  | $(\mathrm{HL}+3)=\mathrm{B}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 18 | 18 | 16 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | $\mathbf{Z}$ | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is in HL with BCDE.

LD (HL) , JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| FD 1B | LD (HL),JKHL | $(\mathrm{HL})=\mathrm{L}$ |
|  |  | $(\mathrm{HL}+1)=\mathrm{H}$ |
|  |  | $(\mathrm{HL}+2)=\mathrm{JK}_{\text {low }}$ |
|  |  | $(\mathrm{HL}+3)=\mathrm{JK}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 18 | 18 | 16 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is in HL with JKHL.

LD ( $\mathrm{HL}+\mathrm{d}$ ), HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD F4 $d$ | $\mathrm{LD}(\mathrm{HL}+d), \mathrm{HL}$ | $(\mathrm{HL}+d)=\mathrm{L}$ <br> $(\mathrm{HL}+d+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 13 | 12 |


| Flags |  |  |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |  |  |
| - | - | - | - |  |  |  |  | • |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of HL and the 8 -bit signed displacement $d$ with HL.

LD (IX+d),HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| F4 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{HL}$ | $(\mathrm{IX}+d)=\mathrm{L}$ <br> $(\mathrm{IX}+d+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads the memory location whose address is the sum of IX and the 8-bit signed displacement $d$ with HL.

LD (IX $+d$ ), $n$

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $\mathrm{DD} 36 d n$ | $\mathrm{LD}(\mathrm{IX}+d), n$ | $(\mathrm{IX}+d)=n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | • |  |  |  |

## Description

Loads the memory location whose address is the sum of IX and the 8 -bit signed displacement $d$ with the 8 bit constant $n$.

LD (IX+d),r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(\mathrm{IX}+\boldsymbol{d}), \boldsymbol{r}$ | $(\mathrm{IX}+\boldsymbol{d})=\boldsymbol{r}$ |
| DD 77 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{A}$ | $(\mathrm{IX}+d)=\mathrm{A}$ |
| DD 70 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{B}$ | $(\mathrm{IX}+d)=\mathrm{B}$ |
| DD 71 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{C}$ | $(\mathrm{IX}+d)=\mathrm{C}$ |
| DD 72 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{D}$ | $(\mathrm{IX}+d)=\mathrm{D}$ |
| DD 73 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{E}$ | $(\mathrm{IX}+d)=\mathrm{E}$ |
| DD 74 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{H}$ | $(\mathrm{IX}+d)=\mathrm{H}$ |
| DD 75 $d$ | $\mathrm{LD}(\mathrm{IX}+d), \mathrm{L}$ | $(\mathrm{IX}+d)=\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 9 |


| Flags |  |  |  | ALTD |  |  | IOIIIOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | c | F | R | SP | s | D |
| - | - | - | - |  |  |  |  | - |

## Description

Loads the memory location whose address is the sum of IX and the 8 -bit signed displacement $d$ with $r$ (any of the registers A, B, C, D, E, H, or L).

LD (IX+d), BCDE
LD (IX+d),JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD CF $d$ | LD $(\mathrm{IX}+d), \mathrm{BCDE}$ | $(\mathrm{IX}+d)=\mathrm{E}$ |
|  |  | $(\mathrm{IX}+d+1)=\mathrm{D}$ |
|  | $(\mathrm{IX}+d+2)=\mathrm{C}$ |  |
|  | $(\mathrm{IX}+d+3)=\mathrm{B}$ |  |
| FD CF $d$ | LD $(\mathrm{IX}+d), \mathrm{JKHL}$ | $(\mathrm{IX}+d)=\mathrm{L}$ |
|  |  | $(\mathrm{IX}+d+1)=\mathrm{H}$ |
|  |  | $(\mathrm{IX}+d+2)=\mathrm{JK}_{\text {low }}$ |
|  |  | $(\mathrm{IX}+d+3)=\mathrm{JK}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |

## Description

Loads the memory location whose address is the sum of IX and the 8 -bit signed displacement $d$ with BCDE or JKHL.

LD (IY+d), BCDE
LD (IY+d),JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD DF $d$ | LD (IY+d), BCDE | $\begin{aligned} & (I Y+d)=E \\ & (I Y+d+1)=D \\ & (I Y+d+2)=C \\ & (I Y+d+3)=B \end{aligned}$ |
| FD DF $d$ | LD (IY+d),JKHL | $\begin{aligned} & (I \mathrm{I}+\mathrm{d})=\mathrm{L} \\ & (\mathrm{IY}+\mathrm{d}+1)=\mathrm{H} \\ & (\mathrm{IY}+\mathrm{d}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{IY}+\mathrm{d}+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is the sum of IY and the 8 -bit signed displacement $d$ with BCDE or JKHL.

LD (IY+d),HL

| Opcode | Instruction | Operation |
| :---: | :---: | :--- |
| FD F4 $d$ | LD $(\mathrm{IY}+\mathrm{d}), \mathrm{HL}$ | $(\mathrm{IY}+d)=\mathrm{L}$ <br> $(\mathrm{IY}+d+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 13 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is the sum of IY and the 8 -bit signed displacement $d$ with HL.

LD (IY+d),n

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| FD $36 d n$ | $\mathrm{LD}(\mathrm{IY}+d), n$ | $(\mathrm{IY}+d)=n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 10 | 8 |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | $\bullet$ |

## Description

Loads the memory location whose address is the sum of IY and the 8 -bit signed displacement $d$ with the 8 bit constant $n$.

LD (IY+d),r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(I Y+d), r$ | $(I Y+d)=r$ |
| FD 77 $d$ | LD $($ IY + d $), \mathrm{A}$ | $(\mathrm{IY}+d)=\mathrm{A}$ |
| FD 70 $d$ | LD $(\mathrm{IY}+d), \mathrm{B}$ | $(\mathrm{IY}+d)=\mathrm{B}$ |
| FD 71 d | LD (IY+d),C | $(\mathrm{IY}+d)=\mathrm{C}$ |
| FD 72 $d$ | LD $(\mathrm{IY}+d), \mathrm{D}$ | $(\mathrm{IY}+d)=\mathrm{D}$ |
| FD 73 $d$ | LD $(\mathrm{IY}+d), \mathrm{E}$ | $(\mathrm{IY}+d)=\mathrm{E}$ |
| FD 74 $d$ | LD $(\mathrm{IY}+d), \mathrm{H}$ | $(\mathrm{IY}+d)=\mathrm{H}$ |
| FD 75 $d$ | LD $(\mathrm{IY}+d), \mathrm{L}$ | $(\mathrm{IY}+d)=\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 8 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | $\bullet$ |

## Description

Loads the memory location whose address is the sum of IY and the 8-bit signed displacement $d$ with $r$ (any of the registers A, B, C, D, E, H, or L).

LD (mn), A

| Opcode | Instruction |  |
| :---: | :--- | :--- |
| $32 n m$ | LD $(m n), \mathrm{A}$ | $(m n)=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 10 | 8 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Loads the memory location whose address is $m n$ with A.

LD (mn), HL

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $22 n m$ | $\mathrm{LD}(m n), \mathrm{HL}$ | $(m n)=\mathrm{L} ;(m n+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads the memory location whose address is $m n$ with HL.
There are two opcodes for "ld (mn),HL" instruction. The assembler generates the shorter one (22 n m).

LD (mn),IX
LD (mn),IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD $22 n m$ | LD $(m n), \mathrm{IX}$ | $(m n)=\mathrm{IX}_{\text {low }} ;(m n+1)=\mathrm{IX}_{\text {high }}$ |
| FD $22 n m$ | $\mathrm{LD}(m n), \mathrm{IY}$ | $(m n)=\mathrm{IY}_{\text {low }} ;(m n+1)=\mathrm{IY}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 13 | 11 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | • |

## Description

Loads the memory location whose address is $m n$ with IX or IY.

LD (mn),ss

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(m n), \boldsymbol{s s}$ | $(m n)=\boldsymbol{s} \boldsymbol{s}_{\text {low }} ;$ <br> $(m n+1)=\boldsymbol{s s}_{\text {high }}$ |
| ED 43 $n m$ | LD $(m n), \mathrm{BC}$ | $(m n)=\mathrm{C} ;(m n+1)=\mathrm{B}$ |
| ED 53 $n m$ | $\mathrm{LD}(m n), \mathrm{DE}$ | $(m n)=\mathrm{E} ;(m n+1)=\mathrm{D}$ |
| ED 63 $n m$ | $\mathrm{LD}(m n), \mathrm{HL}$ | $(m n)=\mathrm{L} ;(m n+1)=\mathrm{H}$ |
| ED 73 n m | $\mathrm{LD}(m n), \mathrm{SP}$ | $(m n)=\mathrm{SP}_{\text {low }} ;(m n+1)=\mathrm{SP}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 13 | 11 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | $\bullet$ |

## Description

Loads the memory location whose address is $m n$ with $s s$ (any of the registers BC, DE, HL or SP).

There are two opcodes for "ld (mn),HL" instruction. The assembler generates the shorter one (22 n m ). See the instruction LD (mn),HL on the previous page.

LD (mn), BCDE
LD (mn), JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $83 n m$ | $\mathrm{LD}(m n), \mathrm{BCDE}$ | $(m n)=\mathrm{E}$ |
|  |  | $(m n+1)=\mathrm{D}$ |
|  |  | $(m n+2)=\mathrm{C}$ |
|  | $(m n+3)=\mathrm{B}$ |  |
| $84 n m$ | $\mathrm{LD}(m n), \mathrm{JKHL}$ | $(m n)=\mathrm{L}$ |
|  |  | $(m n+1)=\mathrm{H}$ |
|  |  | $(m n+2)=\mathrm{JK}_{\text {low }}$ |
|  |  | $(m n+3)=\mathrm{JK}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 17 | 17 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| s | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  | $\bullet$ |

## Description

Loads the memory location whose address is $m n$ with BCDE or JKHL.

LD (mn), JK

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 89 n m | LD $(m n), \mathrm{JK}$ | $(m n)=\mathrm{JK}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |  |

## Description

Loads the memory location whose address is $m n$ with JK.

## LD ( $p d+B C$ ), HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | $\mathbf{L D}(p d+B C), \mathbf{H L}$ | $(p d+\mathbf{B C})=\mathbf{L}$ <br> $(p d+B C+\mathbf{1})=\mathbf{H}$ |
| ED 07 | LD (PW+BC),HL | $(\mathrm{PW}+\mathrm{BC})=\mathrm{L}$ <br> $(\mathrm{PW}+\mathrm{BC}+1)=\mathrm{H}$ |
| ED 17 | LD (PX+BC),HL | $(\mathrm{PX}+\mathrm{BC})=\mathrm{L}$ <br> $(\mathrm{PX}+\mathrm{BC}+1)=\mathrm{H}$ |
| ED 27 | LD (PY+BC),HL | $(\mathrm{PY}+\mathrm{BC})=\mathrm{L}$ <br> $(\mathrm{PY}+\mathrm{BC}+1)=\mathrm{H}$ |
| ED 37 | $\mathrm{LD}(\mathrm{PZ}+\mathrm{BC}), \mathrm{HL}$ | $(\mathrm{PZ}+\mathrm{BC})=\mathrm{L}$ <br> $(\mathrm{PZ}+\mathrm{BC}+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and BC with HL.
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If $p d$ is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ( $p d+d$ ), A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(p d+d), A$ | $(p d+d)=A$ |
| $8 \mathrm{E} d$ | $\mathrm{LD}(\mathrm{PW}+d), \mathrm{A}$ | $(\mathrm{PW}+\mathrm{d})=\mathrm{A}$ |
| $9 \mathrm{E} d$ | $\mathrm{LD}(\mathrm{PX}+d), \mathrm{A}$ | $(\mathrm{PX}+\mathrm{d})=\mathrm{A}$ |
| AE $d$ | $\mathrm{LD}(\mathrm{PY}+d), \mathrm{A}$ | $(\mathrm{PY}+\mathrm{d})=\mathrm{A}$ |
| BE $d$ | $\mathrm{LD}(\mathrm{PZ}+d), \mathrm{A}$ | $(\mathrm{PZ}+\mathrm{d})=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 9 | 9 | 8 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with A.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

## LD ( $p d+d$ ), BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(p d+d), B C D E$ | $(p d+d)=\mathbf{E} ;(p d+d+1)=\mathbf{D}$ <br> $(p d+d+2)=\mathbf{C} ;(p d+d+3)=\mathbf{B}$ |
| DD 0F d | LD $(\mathrm{PW}+d), \mathrm{BCDE}$ | $((\mathrm{PW}+d)=\mathrm{E} ;(\mathrm{PW}+d+1)=\mathrm{D}$ <br> $(\mathrm{PW}+d+2)=\mathrm{C} ;(\mathrm{PW}+d+3)=\mathrm{B}$ |
| DD 1F d | LD (PX+d),BCDE | $((\mathrm{PX}+d)=\mathrm{E} ;(\mathrm{PX}+d+1)=\mathrm{D}$ <br> $(\mathrm{PX}+d+2)=\mathrm{C} ;(\mathrm{PX}+d+3)=\mathrm{B}$ |
| DD 2F d | LD $(\mathrm{PY}+d), \mathrm{BCDE}$ | $((\mathrm{PY}+d)=\mathrm{E} ;(\mathrm{PY}+d+1)=\mathrm{D}$ <br> $(\mathrm{PY}+d+2)=\mathrm{C} ;(\mathrm{PY}+d+3)=\mathrm{B}$ |
| DD 3F d | LD $(\mathrm{PZ}+d), \mathrm{BCDE}$ | $((\mathrm{PZ}+d)=\mathrm{E} ;(\mathrm{PZ}+d+1)=\mathrm{D}$ <br> $(\mathrm{PZ}+d+2)=\mathrm{C} ;(\mathrm{PZ}+d+3)=\mathrm{B}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | $S$ | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with BCDE.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ( $p d+d$ ), HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | $\mathbf{L D}(p d+d), \mathrm{HL}$ | $(p d+d)=\mathbf{L}$ <br> $(p d+d+\mathbf{1})=\mathbf{H}$ |
| $86 d$ | $\mathrm{LD}(\mathrm{PW}+d), \mathrm{HL}$ | $(\mathrm{PW}+\mathrm{d})=\mathrm{L}$ <br> $(\mathrm{PW}+d+1)=\mathrm{H}$ |
| $96 d$ | $\mathrm{LD}(\mathrm{PX}+d), \mathrm{HL}$ | $(\mathrm{PX}+d)=\mathrm{L}$ <br> $(\mathrm{PX}+d+1)=\mathrm{H}$ |
| A6 d | $\mathrm{LD}(\mathrm{PY}+d), \mathrm{HL}$ | $(\mathrm{PY}+d)=\mathrm{L}$ <br> $(\mathrm{PY}+d+1)=\mathrm{H}$ |
| B6 d | $\mathrm{LD}(\mathrm{PZ}+d), \mathrm{HL}$ | $(\mathrm{PZ}+d)=\mathrm{L}$ <br> $(\mathrm{PZ}+d+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 11 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with HL.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If pd is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

## LD ( $p d+d$ ), JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD ( $p d+d$ ), JKHL | $\begin{aligned} & (p d+d)=\mathbf{L} \\ & (p d+d+1)=\mathbf{H} \\ & (p d+d+2)=\mathbf{J K}_{\text {low }} \\ & (p d+d+3)=\mathbf{J K}_{\text {high }} \end{aligned}$ |
| FD 0F d | LD (PW+d), JKHL | $\begin{aligned} & (\mathrm{PW}+d)=\mathrm{L} ;(\mathrm{PW}+d+1)=\mathrm{H} \\ & (\mathrm{PW}+d+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PW}+d+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |
| FD 1F d | LD (PX+d), JKHL | $\begin{aligned} & (\mathrm{PX}+d)=\mathrm{L} ;(\mathrm{PX}+d+1)=\mathrm{H} \\ & (\mathrm{PX}+d+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PX}+d+3)=\mathrm{JK}_{\text {high }} \\ & \hline \end{aligned}$ |
| FD 2F d | LD (PY+d), JKHL | $\begin{aligned} & (\mathrm{PY}+d)=\mathrm{L} ;(\mathrm{PY}+d+1)=\mathrm{H} \\ & (\mathrm{PY}+d+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PY}+\mathrm{d}+3)=\mathrm{JK}_{\mathrm{high}} \\ & \hline \end{aligned}$ |
| FD 3F d | LD (PZ + d), JKHL | $\begin{aligned} & (\mathrm{PZ}+d)=\mathrm{L} ;(\mathrm{PZ}+d+1)=\mathrm{H} \\ & (\mathrm{PZ}+d+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PZ}+d+3)=\mathrm{JK}_{\mathrm{high}} \\ & \hline \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | $S$ | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with JKHL.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD $(p d+d), p s$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD ( $p d+d$ ) ,ps | $\begin{aligned} & (p d+d)=p s_{0} ;(p d+d+1)=p s_{1} \\ & (p d+d+2)=p s_{2} ;(p d+d+3)=p s_{3} \end{aligned}$ |
| 6D 09 d <br> 6D 19 d <br> 6D 29 d <br> 6D 39 d | LD (PW+d),PW <br> LD (PX+d),PW <br> LD (PY+d),PW <br> LD (PZ+d), PW | $\begin{aligned} & (p d+\mathrm{d})=\mathrm{PW}_{0} ;(p d+\mathrm{d}+1)=\mathrm{PW}_{1} \\ & (p d+\mathrm{d}+2)=\mathrm{PW}_{2} ;(p d+\mathrm{d}+3)=\mathrm{PW}_{3} \end{aligned}$ |
| 6D 49 d <br> 6D 59 d <br> 6D 69 d <br> 6D 79 d | $\begin{aligned} & \text { LD (PW+d),PX } \\ & \text { LD (PX+d),PX } \\ & \text { LD (PY+d),PX } \\ & \text { LD (PZ+d),PX } \end{aligned}$ | $\begin{aligned} & (p d+d)=\mathrm{PX}_{0} ;(p d+d \mathrm{~L}+1)=\mathrm{PX}_{1} \\ & (p d+d+2)=\mathrm{PX}_{2} ;(p d+d+3)=\mathrm{PX}_{3} \end{aligned}$ |
| 6D 89 d 6D 99 d 6D A9 d 6D B9 d | LD (PW+d),PY <br> LD (PX+d), PY <br> LD (PY+d), PY <br> LD (PZ+d), PY | $\begin{aligned} & (p d+d)=\mathrm{PY}_{0} ;(p d+d+1)=\mathrm{PY}_{1} \\ & (p d+d+2)=\mathrm{PY}_{2} ;(p d+d+3)=\mathrm{PY}_{3} \end{aligned}$ |
| 6D C9 d <br> 6D D9 d <br> 6D E9 d <br> 6D F9 d | $\begin{aligned} & \text { LD (PW+d),PZ } \\ & \text { LD (PX+d),PZ } \\ & \text { LD (PY+d),PZ } \\ & \text { LD (PZ+d),PZ } \end{aligned}$ | $\begin{aligned} & (p d+d)=\mathrm{PZ}_{0} ;(p d+d+1)=\mathrm{PZ}_{1} \\ & (p d+d+2)=\mathrm{PZ}_{2} ;(p d+d+3)=\mathrm{PZ}_{3} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with $p s$.
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation. If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD $(p d+d), r r$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LD (pd+d), rr | $(\mathrm{pd}+\mathrm{d})=\mathrm{rrl} ;(\mathrm{pd}+\mathrm{d}+1)=\mathrm{rrh}$ |
| 6D $01 d$ | LD (PW+d), BC | $\left(\mathrm{PW}+d^{\prime}\right)=\mathrm{C} ;(\mathrm{PW}+d+1)=\mathrm{B}$ |
| 6D $11 d$ | LD (PX+d), BC | $\left(\mathrm{PX}+\mathrm{d}^{\prime}\right)=\mathrm{C} ;(\mathrm{PX}+d+1)=\mathrm{B}$ |
| 6D $21 d$ | LD (PY+d), BC | $(\mathrm{PY}+\mathrm{d})=\mathrm{C} ;\left(\mathrm{PY}+d^{+1}\right)=\mathrm{B}$ |
| 6D $31 d$ | LD ( $\mathrm{PZ}+$ d $^{\text {, }}$, CC | $(P Z+d)=C ;(P Z+d+1)=\mathrm{B}$ |
| 6D $41 d$ | LD (PW+d), DE | $\left(\mathrm{PW}+\mathrm{d}^{\prime}\right)=\mathrm{E} ;(\mathrm{PW}+\mathrm{d}+1)=\mathrm{D}$ |
| 6D $51 d$ | LD (PX+d), DE | $\left(\mathrm{PX}+\mathrm{d}^{\prime}\right)=\mathrm{E} ;(\mathrm{PX}+d+1)=\mathrm{D}$ |
| 6D $61 d$ | LD (PY+d), DE | $\left(\mathrm{PY}+\chi^{\prime}\right)=\mathrm{E} ;(\mathrm{PY}+\alpha+1)=\mathrm{D}$ |
| 6D $71 d$ | LD (PZ+d), DE | $(P Z+d)=E ;(P Z+d+1)=D$ |
| 6D $81 d$ | LD (PW+d), IX | $(\mathrm{PW}+\mathrm{d})=\mathrm{IX}_{\text {low }} ;(\mathrm{PW}+\mathrm{d}+1)=\mathrm{IX}_{\text {high }}$ |
| 6D $91 d$ | LD (PX+d), IX | $(\mathrm{PX}+\mathrm{d})=\mathrm{IX} \mathrm{low} ;(\mathrm{PX}+d+1)=\mathrm{IX}$ high |
| 6D A1 d | LD (PY+d), IX | $(\mathrm{PY}+\mathrm{d})=\mathrm{IX} \mathrm{low} ;(\mathrm{PY}+\mathrm{d}+1)=\mathrm{IX}$ high |
| 6D B1 d | LD (PZ+d), IX | $(\mathrm{PZ}+\mathrm{d})=\mathrm{IX}_{\text {low }} ;(\mathrm{PZ}+\mathrm{d}+1)=\mathrm{IX}_{\text {high }}$ |
| 6D C1 d | LD (PW+d), IY | $(\mathrm{PW}+\mathrm{d})=\mathrm{IY} \mathrm{low} ;(\mathrm{PW}+d+1)=I \mathrm{Y}_{\text {high }}$ |
| 6D D1 d | LD (PX+d), IY | $(P X+d)=I Y_{\text {low }} ;(P X+d+1)=I Y_{\text {high }}$ |
| 6D E1 d | LD (PY+d), IY | $(\mathrm{PY}+\mathrm{d})=I Y_{\text {low }} ;(\mathrm{PY}+\mathrm{d}+1)=I Y_{\text {high }}$ |
| 6D F1 d | LD (PZ+d), IY | $(\mathrm{PZ}+\mathrm{d})=\mathrm{I} \mathrm{Y}_{\text {low }} ;(\mathrm{PZ}+d+1)=I Y_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 13 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and the 8 -bit signed displacement $d$ with $r r$ (any of the 16 -bit registers BC, DE, IX or IY).
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

## LD ( $p d+H L$ ) , A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | $\mathbf{L D}(p d+\mathbf{H L}), \mathrm{A}$ | $(p d+\mathbf{H L})=\mathbf{A}$ |
| 8 C | $\mathrm{LD}(\mathrm{PW}+\mathrm{HL}), \mathrm{A}$ | $(\mathrm{PW}+\mathrm{HL})=\mathrm{A}$ |
| 9 C | $\mathrm{LD}(\mathrm{PX}+\mathrm{HL}), \mathrm{A}$ | $(\mathrm{PX}+\mathrm{HL})=\mathrm{A}$ |
| AC | $\mathrm{LD}(\mathrm{PY}+\mathrm{HL}), \mathrm{A}$ | $(\mathrm{PY}+\mathrm{HL})=\mathrm{A}$ |
| BC | $\mathrm{LD}(\mathrm{PZ}+\mathrm{HL}), \mathrm{A}$ | $(\mathrm{PZ}+\mathrm{HL})=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and HL with A . HL is considered sign extended to 24 bits.
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If $p d$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ( $p d+H L$ ), BCDE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD <br> $(p d+H L), B C D E$ | $(p d+\mathbf{H L})=\mathbf{E} ;(p d+\mathbf{H L}+\mathbf{1})=\mathbf{D}$ <br> $(p d+\mathbf{H L}+2)=\mathbf{C} ;(p d+\mathbf{H L}+3)=\mathbf{B}$ |
| DD 0D | LD $(\mathrm{PW}+\mathrm{HL}), \mathrm{BCDE}$ | $(\mathrm{PW}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PW}+\mathrm{HL}+1)=\mathrm{D}$ <br> $(\mathrm{PW}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{PW}+\mathrm{HL}+3)=\mathrm{B}$ |
| DD 1D | LD (PX+HL),BCDE | $(\mathrm{PX}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PX}+\mathrm{HL}+1)=\mathrm{D}$ <br> $(\mathrm{PX}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{PX}+\mathrm{HL}+3)=\mathrm{B}$ |
| DD 2D | LD (PY+HL),BCDE | $(\mathrm{PY}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PY}+\mathrm{HL}+1)=\mathrm{D}$ <br> $(\mathrm{PY}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{PY}+\mathrm{HL}+3)=\mathrm{B}$ |
| DD 3D | LD (PZ+HL),BCDE | $(\mathrm{PZ}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PZ}+\mathrm{HL}+1)=\mathrm{D}$ <br> $(\mathrm{PZ}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{PZ}+\mathrm{HL}+3)=\mathrm{B}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 19 | 17 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and HL with BCDE. HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

## LD ( $p d+H L$ ) , JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | $\begin{aligned} & \text { LD } \\ & (p d+H L), \mathbf{J K H L} \end{aligned}$ | $\begin{aligned} & (p d+\mathrm{HL})=\mathrm{L} ;(p d+\mathrm{HL}+1)=\mathbf{H} \\ & (p d+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }} \\ & (p d+\mathrm{HL}+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |
| FD 0D | LD (PW+HL),JKHL | $\begin{aligned} & (\mathrm{PW}+\mathrm{HL})=\mathrm{L} ;(\mathrm{PW}+\mathrm{HL}+1)=\mathrm{H} \\ & (\mathrm{PW}+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PW}+\mathrm{HL}+3)=\mathrm{JK}_{\text {high }} \end{aligned}$ |
| FD 1D | LD (PX+HL),JKHL | $\begin{aligned} & (\mathrm{PX}+\mathrm{HL})=\mathrm{L} ;(\mathrm{PX}+\mathrm{HL}+1)=\mathrm{H} \\ & (\mathrm{PX}+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PX}+\mathrm{HL}+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |
| FD 2D | LD (PY+HL),JKHL | $\begin{aligned} & (\mathrm{PY}+\mathrm{HL})=\mathrm{L} ;(\mathrm{PY}+\mathrm{HL}+1)=\mathrm{H} \\ & (\mathrm{PY}+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PY}+\mathrm{HL}+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |
| FD 3D | LD (PZ+HL),JKHL | $\begin{aligned} & (\mathrm{PZ}+\mathrm{HL})=\mathrm{L} ;(\mathrm{PZ}+\mathrm{HL}+1)=\mathrm{H} \\ & (\mathrm{PZ}+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{PZ}+\mathrm{HL}+3)=\mathrm{JK}_{\text {high }} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 19 | 17 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and HL with JKHL. HL is considered sign extended to 24 bits.

The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is $0 x F F F F x x x x$, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD ( $p d+H L$ ), ps

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD $(p d+\mathbf{H L}), p s$ | $(p d+\mathbf{H L})=p s_{0} ;(p d+\mathbf{H L}+1)=p s_{1}$ <br> $(p d+\mathbf{H L}+2)=p s_{2} ;(p d+\mathbf{H L}+3)=p s_{3}$ |
| 6D 0B | LD (PW+HL),PW | $(p d+\mathrm{HL})=\mathrm{PW}_{0} ;(p d+\mathrm{HL}+1)=\mathrm{PW}_{1}$ |
| 6D 1B | LD (PX+HL),PW | $(p d+\mathrm{HL}+2)=\mathrm{PW}_{2} ;(p d+\mathrm{HL}+3)=\mathrm{PW}_{3}$ |
| 6D 2B | LD (PY+HL),PW |  |
| 6D 3B | LD (PZ+HL),PW |  |
| 6D 4B | LD (PW+HL),PX | $(p d+\mathrm{HL})=\mathrm{PX}_{0} ;(p d+\mathrm{HL}+1)=\mathrm{PX}_{1}$ |
| 6D 5B | LD (PX+HL),PX | $(p d+\mathrm{HL}+2)=\mathrm{PX}_{2} ;(p d+\mathrm{HL}+3)=\mathrm{PX}_{3}$ |
| 6D 6B | LD (PY+HL),PX |  |
| 6D 7B | LD (PZ+HL),PX |  |
| 6D 8B | LD (PW+HL),PY | $(p d+\mathrm{HL})=\mathrm{PY}_{0} ;(p d+\mathrm{HL}+1)=\mathrm{PY}_{1}$ |
| 6D 9B | LD (PX+HL),PY | $(p d+\mathrm{HL}+2)=\mathrm{PY}_{2} ;(p d+\mathrm{HL}+3)=\mathrm{PY}_{3}$ |
| 6D AB | LD (PY+HL),PY |  |
| 6D BB | LD (PZ+HL),PY |  |
| 6D CB | LD (PW+HL),PZ | $(p d+\mathrm{HL})=\mathrm{PZ}_{0} ;(p d+\mathrm{HL}+1)=\mathrm{PZ}_{1}$ |
| 6D DB | LD (PX+HL),PZ | $(p d+\mathrm{HL}+2)=\mathrm{PZ}_{2} ;(p d+\mathrm{HL}+3)=\mathrm{PZ}_{3}$ |
| 6D EB | LD (PY+HL),PZ |  |
| 6D FB | LD (PZ+HL),PZ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 19 | 17 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and HL with $p s$ (any of the 32-bit registers PW, PX, PY or PZ).
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.

If pd is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

```
LD (pd+HL),rr
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| 6D 03 6D 13 6D 23 6D 33 | LD ( $p d+H L), B C$ <br> LD (PW+HL),BC <br> LD (PX+HL),BC <br> LD (PY+HL),BC <br> LD (PZ+HL),BC | $\begin{aligned} & (p d+H L)=\mathrm{C} ;(p d+\mathrm{HL})=\mathrm{B} \\ & (\mathrm{PW}+\mathrm{HL})=\mathrm{C} ;(\mathrm{PW}+\mathrm{HL}+1)=\mathrm{B} \\ & (\mathrm{PX}+\mathrm{HL})=\mathrm{C} ;(\mathrm{PX}+\mathrm{HL}+1)=\mathrm{B} \\ & (\mathrm{PY}+\mathrm{HL})=\mathrm{C} ;(\mathrm{PY}+\mathrm{HL}+1)=\mathrm{B} \\ & (\mathrm{PZ}+\mathrm{HL})=\mathrm{C} ;(\mathrm{PZ}+\mathrm{HL}+1)=\mathrm{B} \end{aligned}$ |
| 6D 43 6D 53 6D 63 6D 73 | LD ( $p d+H L$ ), DE <br> LD (PW+HL), DE <br> LD (PX+HL), DE <br> LD (PY+HL), DE <br> LD (PZ+HL),DE | $\begin{aligned} & (p d+H L)=\mathrm{E} ; \quad(p d+\mathrm{HL})=\mathrm{D} \\ & (\mathrm{PW}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PW}+\mathrm{HL}+1)=\mathrm{D} \\ & (\mathrm{PX}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PX}+\mathrm{HL}+1)=\mathrm{D} \\ & (\mathrm{PY}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PY}+\mathrm{HL}+1)=\mathrm{D} \\ & (\mathrm{PZ}+\mathrm{HL})=\mathrm{E} ;(\mathrm{PZ}+\mathrm{HL}+1)=\mathrm{D} \end{aligned}$ |
| 6D 83 <br> 6D 93 <br> 6D A3 <br> 6D B3 | LD ( $p d+H L), I X$ <br> LD (PW+HL),IX <br> LD (PX+HL),IX <br> LD (PY+HL),IX <br> LD (PZ+HL),IX | $\begin{aligned} & (p d+H L)=I X_{\text {low }} ;(p d+H L)=I X_{\text {high }} \\ & (\mathrm{PW}+\mathrm{HL})=\mathrm{IX}_{\text {low }} ;(\mathrm{PW}+\mathrm{HL}+1)=\mathrm{IX} \\ & (\mathrm{PX}+\mathrm{HL})=\mathrm{IX}_{\text {low }} ;(\mathrm{PX}+\mathrm{HL}+1)=\mathrm{IX} \\ & \text { high } \\ & (\mathrm{PY}+\mathrm{HL})=\mathrm{IX}_{\text {low }} ;(\mathrm{PY}+\mathrm{HL}+1)=\mathrm{IX}_{\mathrm{high}} \\ & (\mathrm{PZ}+\mathrm{HL})=\mathrm{IX}_{\text {low }} ;(\mathrm{PZ}+\mathrm{HL}+1)=\mathrm{IX}_{\mathrm{high}} \end{aligned}$ |
| $\begin{aligned} & \overline{\text { 6D C }} \\ & \text { 6D D3 } \\ & \text { 6D E3 } \\ & \text { 6D F3 } \end{aligned}$ | LD $(p d+H L), I Y$ <br> LD (PW+HL),IY <br> LD (PX+HL),IY <br> LD (PY+HL),IY <br> LD (PZ+HL),IY | $\begin{aligned} & (p d+H L)=I Y_{\text {low }} ; \quad(p d+H L)=I Y \\ & \text { high } \\ & (\mathrm{PW}+\mathrm{HL})=I Y_{\text {low }} ;(\mathrm{PW}+\mathrm{HL}+1)=I Y_{\text {high }} \\ & (\mathrm{PX}+\mathrm{HL})=I Y_{\text {low }} ;(\mathrm{PX}+\mathrm{HL}+1)=I Y_{\text {high }} \\ & (\mathrm{PY}+\mathrm{HL})=I Y_{\text {low }} ;(\mathrm{PY}+\mathrm{HL}+1)=I Y_{\text {high }} \\ & (\mathrm{PZ}+\mathrm{HL})=I Y_{\text {low }} ;(\mathrm{PZ}+\mathrm{HL}+1)=I Y_{\text {high }} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | $\mathbf{Z}$ | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is computed as the sum of $p d$ and HL with $r r$ (any of the registers BC, DE, IX or IY). HL is considered sign extended to 24 bits.
The address is treated either as a logical address that will be passed through the MMU for translation into a physical address or as a physical address that does not need MMU translation.
If $p d$ is 0xFFFFxxxx, i.e., the upper 16 bits are all ones, it represents a logical address. This is called a "long logical" address. Otherwise, it is a physical address with the low 20 bits or 24 bits being significant (depending on the memory available).

LD (SP + HL) , BCDE

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD FF | LD <br> $(\mathrm{SP}+\mathrm{HL}), \mathrm{BCDE}$ | $(\mathrm{SP}+\mathrm{HL})=\mathrm{E} ;(\mathrm{SP}+\mathrm{HL}+1)=\mathrm{D}$ <br> $(\mathrm{SP}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{SP}+\mathrm{HL}+3)=\mathrm{B}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 19 | 19 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and HL with BCDE.

LD (SP+HL), JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| FD FF | LD | $(\mathrm{SP}+\mathrm{HL})=\mathrm{L} ;(\mathrm{SP}+\mathrm{HL}+1)=\mathrm{H}$ |
|  | $(\mathrm{SP}+\mathrm{HL}), \mathrm{JKHL}$ | $(\mathrm{SP}+\mathrm{HL}+2)=\mathrm{JK}_{\text {low }}$ |
|  |  | $(\mathrm{SP}+\mathrm{HL}+3)=\mathrm{JK}_{\mathrm{high}}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 19 | 17 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and HL with JKHL.

LD (SP+n),HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $\mathrm{D} 4 n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{HL}$ | $(\mathrm{SP}+n)=\mathrm{L}$ <br> $(\mathrm{SP}+n+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and the 8 -bit unsigned constant $n$ with HL.

LD (SP+n),IX
LD (SP+n),IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD D4 $n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{IX}$ | $(\mathrm{SP}+n)=\mathrm{IX}_{\text {low }}$ <br> $(\mathrm{SP}+n+1)=\mathrm{IX}_{\text {high }}$ |
| FD D4 $n$ | $\mathrm{LP}(\mathrm{SP}+n), \mathrm{IY}$ | $(\mathrm{SP}+n)=\mathrm{IY}_{\text {low }}$ <br> $(\mathrm{SP}+n+1)=\mathrm{IY}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 13 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and the 8 -bit unsigned constant $n$ with IX or IY.

LD (SP $+n$ ), BCDE
LD (SP+n), JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD EF $n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{BCDE}$ | $(\mathrm{SP}+n)=\mathrm{E}$ |
|  |  | $(\mathrm{SP}+n+1)=\mathrm{D}$ |
|  |  | $(\mathrm{SP}+n+2)=\mathrm{C}$ |
|  | $(\mathrm{SP}+n+3)=\mathrm{B}$ |  |
| FD EF $n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{JKHL}$ | $(\mathrm{SP}+n)=\mathrm{L}$ |
|  |  | $(\mathrm{SP}+n+1)=\mathrm{H}$ |
|  |  | $(\mathrm{SP}+n+2)=\mathrm{JK}_{\text {low }}$ |
|  |  | $\mathrm{SP}+n+3)=\mathrm{JK}_{\text {high }}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and the 8 -bit unsigned constant $n$ with BCDE or JKHL.

LD (SP+n),ps

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | LD (SP+n), ps | $(\mathbf{S P}+\mathbf{n})=\mathbf{p s}_{0} ;(\mathbf{S P}+\mathbf{n + 1})=\mathbf{p s}_{1}$ <br> $(\mathbf{S P}+\mathbf{n + 2})=\mathbf{p s}_{2} ;(\mathbf{S P}+\mathbf{n + 3})=\mathbf{p s}_{3}$ |
| ED $05 n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{PW}$ | $(\mathrm{SP}+\mathrm{n})=\mathrm{PW}_{0} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{PW}_{1}$ <br> $(\mathrm{SP}+\mathrm{n}+2)=\mathrm{PW}_{2} ;(\mathrm{SP}+\mathrm{n}+3)=\mathrm{PW}_{3}$ |
| ED $15 n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{PX}$ | $(\mathrm{SP}+\mathrm{n})=\mathrm{PX}_{0} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{PX}_{1}$ <br> $(\mathrm{SP}+\mathrm{n}+2)=\mathrm{PX}_{2} ;(\mathrm{SP}+\mathrm{n}+3)=\mathrm{PX}_{3}$ |
| ED $25 n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{PY}$ | $(\mathrm{SP}+\mathrm{n})=\mathrm{PY}_{0} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{PY}_{1}$ <br> $(\mathrm{SP}+\mathrm{n}+2)=\mathrm{PY}_{2} ;(\mathrm{SP}+\mathrm{n}+3)=\mathrm{PY}_{3}$ |
| ED $35 n$ | $\mathrm{LD}(\mathrm{SP}+n), \mathrm{PZ}$ | $(\mathrm{SP}+\mathrm{n})=\mathrm{PZ}_{0} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{PZ}_{1}$ <br> $(\mathrm{SP}+\mathrm{n}+2)=\mathrm{PZ}_{2} ;(\mathrm{SP}+\mathrm{n}+3)=\mathrm{PZ}_{3}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 19 | 18 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Loads the memory location whose address is the sum of SP and the 8 -bit unsigned constant $n$ with $p s$ (any of the 32-bit registers PW, PX, PY or PZ).

## LDD

## LDI

| Opcode | Instruction |  | Operation |
| :--- | :--- | :--- | :--- |
| ED A8 | LDD | $(\mathrm{DE})=(\mathrm{HL})$ |  |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |  |
|  |  | $\mathrm{DE}=\mathrm{DE}-1$ |  |
|  | $\mathrm{HL}=\mathrm{HL}-1$ |  |  |
| ED A0 | LDI | $(\mathrm{DE})=(\mathrm{HL})$ |  |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |  |
|  |  | $\mathrm{DE}=\mathrm{DE}+1$ |  |
|  |  | $\mathrm{HL}=\mathrm{HL}+1$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | $\bullet$ | - |  |  |  |  | $\bullet$ |

## Description

- LDD : Loads the memory location whose address is DE with the data at the address in HL. Then it decrements the value in $\mathrm{BC}, \mathrm{DE}$, and HL .
- LDI: Loads the memory location whose address is DE with the data at the address in HL. Then the value in BC is decremented and the value in DE and HL is incremented.

If either instruction is prefixed by IOI or IOE, the destination will be in the specified I/O space. Add 1 clock for each iteration if the prefix is IOI (internal I/O). If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled. The V flag is cleared when BC transitions from 1 to 0 .

LDDR
LDIR

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| ED B8 | LDDR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}-1$ |
|  |  | $\mathrm{HL}=\mathrm{HL}-1$ |
|  |  | repeat while $\{\mathrm{BC}!=0\}$ |
| ED B0 | LDIR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}+1$ |
|  |  | $\mathrm{HL}=\mathrm{HL}+1$ |
|  |  | repeat while $\{\mathrm{BC}!=0\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | $6+7 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $6+7 \mathrm{i}$ | $6+7 \mathrm{i}$ | $4+7 \mathrm{i}$ |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | $\bullet$ | - |  |  |  |  | $\bullet$ |

## Description

- LDDR : BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE . If the count starts at zero, the number of bytes that will be moved is 65536 . After each byte is copied, BC, DE and HL are decremented. The instruction repeats until BC reaches zero.
- LDIR : BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE . If the count starts at zero, the number of bytes that will be moved is 65536 . After each byte is copied, BC is decremented and DE and HL are incremented. The instruction repeats until BC reaches zero.

If either of these instructions is prefixed by IOI or IOE, the destination will be in the specified I/O space. If the prefix is IOI, add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.
The V flag is cleared when BC transitions from 1 to 0 , which ends the block copy.
Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

## LDDSR

LDISR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 98 | LDDSR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{HL}=\mathrm{HL}-1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |
| ED 90 | LDISR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{HL}=\mathrm{HL}+1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | $6+7 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $6+7 \mathrm{i}$ | $6+7 \mathrm{i}$ | $4+7 \mathrm{i}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | $\bullet$ | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

- LDDSR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE . If the count starts at zero, the number of bytes that will be moved is 65536 . After each byte is copied, BC and HL are decremented. The instruction repeats until BC reaches zero.
- LDISR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and HL is incremented. The instruction repeats until BC reaches zero.

These instructions are only useful when prefixed by IOI or IOE. If the prefix is IOI (internal I/O), add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.
The V flag is cleared when BC transitions from 1 to 0 , which ends the block copy.
Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

LDF A, (1mn)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $9 \mathrm{~A} n \mathrm{~m} \mathrm{l}$ | LDF A, $(1 \mathrm{mn})$ | $\mathrm{A}=(1 \mathrm{mn})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 9 | 7 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  |  |  |  |  |  |  |  |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads A with the data whose physical address is the 24-bit constant lmn.

LDF HL, ( 1 mn )

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $92 n \mathrm{ml}$ | LDF HL, $(1 \mathrm{mn})$ | $\mathrm{L}=(1 \mathrm{mn})$ |
| $\mathrm{H}=(1 \mathrm{mn}+1)$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Loads HL with the data whose physical address is the 24-bit constant lmn.

LDF BCDE, (Imn)
LDF JKHL, (lmn)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD 0An m 1 | LDF BCDE, (1 mn) | $\begin{aligned} & \mathrm{E}=(1 \mathrm{mn}) \\ & \mathrm{D}=(1 \mathrm{mn}+1) \\ & \mathrm{C}=(1 \mathrm{mn}+2) \\ & \mathrm{B}=(1 \mathrm{mn}+3) \end{aligned}$ |
| FD 0An m 1 | LDF JKHL, (1 mn) | $\begin{aligned} & \mathrm{L}=(1 m n) \\ & \mathrm{H}=(1 m n+1) \\ & \mathrm{K}=(l m n+2) \\ & \mathrm{J}=(l m n+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 15 | 15 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads BCDE or JKHL with the data whose physical address is the 24-bit constant lmn.

LDF pd,(lmn)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDF pd, ( 1 mn ) | $\begin{aligned} & \mathbf{p s}_{0}=(\operatorname{lmn}) \\ & \mathbf{p s}_{1}=(\operatorname{lmn}+1) \\ & \mathbf{p s}_{2}=(\operatorname{lmn}+2) \\ & \mathbf{p s}_{3}=(\operatorname{lmn}+3) \end{aligned}$ |
| ED 08 n m 1 | LDF PW,(1 mn) | $\begin{aligned} & \mathrm{PW}_{0}=(1 \mathrm{mn}) \\ & \mathrm{PW}_{1}=(1 \mathrm{mn}+1) \\ & \mathrm{PW}_{2}=(1 \mathrm{mn}+2) \\ & \mathrm{PW}_{3}=(1 \mathrm{mn}+3) \end{aligned}$ |
| ED 18 n m l | LDF PX,(1mn) | $\begin{aligned} & \mathrm{PX}_{0}=(1 \mathrm{mn}) \\ & \mathrm{PX}_{1}=(1 \mathrm{mn}+1) \\ & \mathrm{PX}_{2}=(1 \mathrm{mn}+2) \\ & \mathrm{PX}_{3}=(1 \mathrm{mn}+3) \end{aligned}$ |
| ED 28 n m 1 | LDF PY, (1 mn) | $\begin{aligned} & \mathrm{PY}_{0}=(1 \mathrm{mn}) \\ & \mathrm{PY}_{1}=(1 \mathrm{mn}+1) \\ & \mathrm{PY}_{2}=(1 \mathrm{mn}+2) \\ & \mathrm{PY}_{3}=(1 \mathrm{mn}+3) \end{aligned}$ |
| ED 38 n m 1 | LDF PZ, (1 mn) | $\begin{aligned} & \mathrm{PZ}_{0}=(1 \mathrm{mn}) \\ & \mathrm{PZ}_{1}=(1 \mathrm{mn}+1) \\ & \mathrm{PZ}_{2}=(1 \mathrm{mn}+2) \\ & \mathrm{PZ}_{3}=(1 \mathrm{mn}+3) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 19 | 15 | 15 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads pd (any of the 32 -bit registers PW, PX, PY or PZ) with the data whose physical address is the 24 -bit constant lmn.

LDF rr, ( 1 mn )

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDF rr, ( $1 m n$ ) | $\begin{aligned} & r r_{\text {low }}=(1 m n) \\ & r r_{\text {high }}=(l m n+1) \end{aligned}$ |
| ED 0An m 1 | LDF BC,(1mn) | $\begin{aligned} & \mathrm{C}=(\operatorname{lmn}) \\ & \mathrm{B}=(\operatorname{lmn}+1) \end{aligned}$ |
| ED 1An m 1 | LDF DE,(lmn) | $\begin{aligned} & \mathrm{E}=(1 \mathrm{mn}) \\ & \mathrm{D}=(1 \mathrm{mn}+1) \end{aligned}$ |
| ED 2An m 1 | LDF IX,(1 mn) | $\begin{aligned} & \mathrm{IX}_{\text {low }}=(1 \mathrm{mn}) \\ & \mathrm{IX}_{\text {high }}=(\mathrm{lmn}+1) \end{aligned}$ |
| ED 3An m l | LDF IY,(1mn) | $\begin{aligned} & \mathrm{IY}_{\text {low }}=(1 \mathrm{mn}) \\ & \mathrm{IY}_{\mathrm{high}}=(1 \mathrm{mn}+1) \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 11 | 11 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads BC, DE IX or IY with the data whose physical address is the 24-bit constant lmn.
The ALTD prefix does not apply to the "LDF IX,( 1 mn )" or "LDF IY,( 1 mn )" instructions.

LDF (lmn), A

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| $8 \mathrm{~A} n \mathrm{~m}$ l | $\mathrm{LDF}(1 \mathrm{mn}), \mathrm{A}$ | $(1 \mathrm{mn})=\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose physical address is the 24-bit constant lmn with A.

LDF (1mn),HL

| Opcode | Instruction | Operation |
| :---: | :---: | :--- |
| 82 n m l | $\mathrm{LDF}(1 \mathrm{mn}), \mathrm{HL}$ | $(1 \mathrm{mn})=\mathrm{L}$ <br> $(1 \mathrm{mn}+1)=\mathrm{H}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose physical address is the 24 -bit constant $l m n$ with HL.

LDF (lmn), BCDE
LDF (lmn), JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD 0Bn m 1 | LDF (1 mn), BCDE | $\begin{aligned} & (\operatorname{lmn})=\mathrm{E} \\ & (\operatorname{lm} n+1)=\mathrm{D} \\ & (\operatorname{lm} n+2)=\mathrm{C} \\ & (\operatorname{lm} n+3)=\mathrm{B} \end{aligned}$ |
| FD 0B $n m 1$ | LDF (1 mn), JKHL | $\begin{aligned} & (\operatorname{lmn})=\mathrm{L} \\ & (\operatorname{lmn}+1)=\mathrm{H} \\ & (\mathrm{lmn}+2)=\mathrm{JK}_{\text {low }} \\ & (\mathrm{lmn}+3)=\mathrm{JK}_{\mathrm{high}} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 23 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 23 | 19 | 19 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose physical address is the 24-bit constant lmn with BCDE or JKHL.

LDF (1mn), ps

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDF (lmn), ps | $\begin{aligned} & (\operatorname{lmn})=\mathbf{p s} s_{0} \\ & (\operatorname{lmn}+1)=\mathbf{p s}_{1} \\ & (\operatorname{lmn}+2)=\mathbf{p s}_{2} \\ & (\operatorname{lmn}+3)=\mathbf{p s}_{3} \end{aligned}$ |
| ED 09 nm l | LDF ( 1 mn ), PW | $\begin{aligned} & (\operatorname{lmn})=\mathrm{PW}_{0} \\ & (\mathrm{l} m n+1)=\mathrm{PW}_{1} \\ & (\mathrm{l} m n+2)=\mathrm{PW}_{2} \\ & (\mathrm{l} m n+3)=\mathrm{PW}_{3} \end{aligned}$ |
| ED 19 nm l | LDF (lmn), PX | $\begin{aligned} & (\mathrm{lmn})=\mathrm{PX}_{0} \\ & (\mathrm{lmn}+1)=\mathrm{PX}_{1} \\ & (\mathrm{lmn}+2)=\mathrm{PX}_{2} \\ & (\mathrm{lmn}+3)=\mathrm{PX}_{3} \end{aligned}$ |
| ED 29 nm I | LDF (lmn), PY | $\begin{aligned} & (\mathrm{lmn})=\mathrm{PY} Y_{0} \\ & (\mathrm{lmn}+1)=\mathrm{PY}_{1} \\ & (\mathrm{lmn}+2)=\mathrm{PY}_{2} \\ & (\mathrm{lmn}+3)=\mathrm{PY}_{3} \end{aligned}$ |
| ED 39 nm I | LDF (lmn), PZ | $\begin{aligned} & (1 \mathrm{mn})=\mathrm{PZ}_{0} \\ & (1 \mathrm{mn}+1)=\mathrm{PZ}_{1} \\ & (1 \mathrm{mn}+2)=\mathrm{PZ}_{2} \\ & (1 \mathrm{mn}+3)=\mathrm{PZ}_{3} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 23 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 23 | 19 | 19 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose physical address is the 24-bit constant $l m n$ with ps (any of the 32-bit registers PW, PX, PY or PZ).

LDF ( 1 mn ) , rr

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDF (1mn), rr | $\begin{aligned} & (1 m n)=r r_{l o w} \\ & (1 m n+1)=r r_{\text {high }} \end{aligned}$ |
| ED 0B $n \mathrm{~m}$ l | LDF (1 mn), BC | $\begin{aligned} & (1 m n)=C \\ & (1 m n+1)=B \end{aligned}$ |
| ED 1B $n \mathrm{~m}$ l | LDF (1 mn), DE | $\begin{aligned} & (1 m n)=\mathrm{E} \\ & (1 m n+1)=\mathrm{D} \end{aligned}$ |
| ED 2Bn m 1 | LDF (1 mn),IX | $\begin{aligned} & (1 \mathrm{mn})=\mathrm{IX}_{\text {low }} \\ & (1 \mathrm{mn}+1)=\mathrm{IX}_{\text {high }} \end{aligned}$ |
| ED 3B $n \mathrm{~m}$ l | LDF (1 mn), IY | $\begin{aligned} & (1 m n)=I Y_{\text {low }} \\ & (I m n+1)=I Y_{\text {high }} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 17 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 17 | 13 | 13 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the memory location whose physical address is the 24-bit constant lmn with BC, DE, IX or IY.

```
LDL pd,DE
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd,DE | $p d=\{$ FFFF, DE $\}$ |
| DD 8F | LDL PW,DE | $\begin{aligned} & \mathrm{PW}_{0}=\mathrm{E} \\ & \mathrm{PW}_{1}=\mathrm{D} \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| DD 9F | LDL PX,DE | $\begin{aligned} & \mathrm{PX}_{0}=\mathrm{E} \\ & \mathrm{PX}_{1}=\mathrm{D} \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PX}_{3}=\mathrm{FF} \end{aligned}$ |
| DD AF | LDL PY,DE | $\begin{aligned} & \mathrm{PY}_{0}=\mathrm{E} \\ & \mathrm{PY}_{1}=\mathrm{D} \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| DD BF | LDL PZ,DE | $\begin{aligned} & \mathrm{PZ}_{0}=\mathrm{E} \\ & \mathrm{PZ}_{1}=\mathrm{D} \\ & \mathrm{PZ}_{2}=\mathrm{FF} ; \mathrm{PZ}_{3}=\mathrm{FF} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | - |  |  |  |

## Description

Loads the lower 16 bits of $p d$ (any of the 32 -bits registers PW, PX, PY or PZ) with DE. The upper word of $p d$ is loaded with $0 x$ FFFF.

LDL $p d$,HL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd,HL | $p d=\{$ FFFF,HL $\}$ |
| FD 8F | LDL PW,HL | $\begin{aligned} & \mathrm{PW}_{0}=\mathrm{L} \\ & \mathrm{PW}_{1}=\mathrm{H} \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| FD 9F | LDL PX,HL | $\begin{aligned} & \mathrm{PX}_{0}=\mathrm{L} \\ & \mathrm{PX}_{1}=\mathrm{H} \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PX}_{3}=\mathrm{FF} \end{aligned}$ |
| FD AF | LDL PY,HL | $\begin{aligned} & \mathrm{PY}_{0}=\mathrm{L} \\ & \mathrm{PY}_{1}=\mathrm{H} \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| FD BF | LDL PZ,HL | $\begin{aligned} & \mathrm{PZ}_{0}=\mathrm{L} \\ & \mathrm{PZ}_{1}=\mathrm{H} \\ & \mathrm{PZ} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads the low word of $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with HL. Loads the high word with $0 x F F F F$.

```
LDL pd,IX
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd,IX | $p d=\{\mathbf{F F F F , I X}\}$ |
| DD 8C | LDL PW,IX | $\begin{aligned} & \mathrm{PW}_{0}=\mathrm{IX}_{\text {low }} \\ & \mathrm{PW}_{1}=\mathrm{IX}_{\mathrm{high}} \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| DD 9C | LDL PX,IX | $\begin{aligned} & \mathrm{PX}_{0}=\mathrm{IX}_{\text {low }} \\ & \mathrm{PX}_{1}=\mathrm{IX}_{\mathrm{high}} \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PX}_{3}=\mathrm{FF} \end{aligned}$ |
| DD AC | LDL PY,IX | $\begin{aligned} & \mathrm{PY}_{0}=\mathrm{IX}_{1 o w} \\ & \mathrm{PY}_{1}=\mathrm{IX}_{\mathrm{high}} \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| DD BC | LDL PZ,IX | $\begin{aligned} & \mathrm{PZ}_{0}=\mathrm{IX}_{\text {low }} \\ & \mathrm{PZ}_{1}=\mathrm{IX} \\ & \mathrm{PZ}_{2}=\mathrm{FF} ; \mathrm{PZ}_{3}=\mathrm{FF} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | - |  |  |  |

## Description

Loads the low-order word of $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with IX. Loads the highorder word with 0xFFFF.

LDL pd,IY

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd,IY | $p d=\{\mathrm{FFFF}, \mathbf{I Y}\}$ |
| FD 8C | LDL PW,IY | $\begin{aligned} & \mathrm{PW}_{0}=\mathrm{IY} \\ & \text { low } \\ & \mathrm{PW}_{1}=\mathrm{IY} \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| FD 9C | LDL PX,IY | $\begin{aligned} & \mathrm{PX}_{0}=\mathrm{IY}_{\text {low }} \\ & \mathrm{PX}_{1}=\mathrm{I} \mathrm{Y}_{\mathrm{high}} \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PXW}_{3}=\mathrm{FF} \end{aligned}$ |
| FD AC | LDL PY,IY | $\begin{aligned} & \mathrm{PY}_{0}=\mathrm{I} \mathrm{Y}_{\text {low }} \\ & \mathrm{PY}_{1}=\mathrm{I} \mathrm{Y}_{\mathrm{high}} \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| FD BC | LDL PZ,IY | $\begin{aligned} & \mathrm{PZ}_{0}=\mathrm{I} \mathrm{Y}_{\text {low }} \\ & \mathrm{PZ}_{1}=\mathrm{I} \mathrm{Y}_{\mathrm{high}} \\ & \mathrm{PZ}_{2}=\mathrm{FF} ; \mathrm{PZ}_{3}=\mathrm{FF} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  |  |  |  |  |  |  |  |
| S IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads the low-order word of $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with IY. Loads the highorder word with 0xFFFF.

LDL pd,mn

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd,mn | $p d=\{$ FFFF,mn $\}$ |
| ED 0D $n \mathrm{~m}$ | LDL PW,mn | $\begin{aligned} & \mathrm{PW}_{0}=n \\ & \mathrm{PW}_{1}=m \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 1D $n \mathrm{~m}$ | LDL PX,mn | $\begin{aligned} & \mathrm{PX}_{0}=n \\ & \mathrm{PX}_{1}=m \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PX}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 2D $n \mathrm{~m}$ | LDL PY,mn | $\begin{aligned} & \mathrm{PY}_{0}=n \\ & \mathrm{PY}_{1}=m \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 3D $n \mathrm{~m}$ | LDL PZ,mn | $\begin{aligned} & \mathrm{PZ}_{0}=\mathrm{n} \\ & \mathrm{PZ}_{1}=m \\ & \mathrm{PZ}_{2}=\mathrm{FF} ; \mathrm{PZ}_{3}=\mathrm{FF} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 6 | 4 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads the low-order word of $p d$ (any of the 32 -bit registers PW, PX, PY or PZ) with the 16 -bit constant $m n$. Loads the high-order word with 0xFFFF.

LDL pd, (SP+n)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LDL pd, (SP+n) | $\begin{aligned} & \mathbf{p d}_{0}=(\mathbf{S P}+\boldsymbol{n}) \\ & \mathbf{p d}_{1}=(\mathbf{S P}+n+\mathbf{n}) \\ & \mathbf{p d}_{2}=\mathbf{F F} ; \mathbf{p d}_{3}=\mathbf{F F} \end{aligned}$ |
| ED 03 | LDL PW,(SP+n) | $\begin{aligned} & \mathrm{PW}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PW}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PW}_{2}=\mathrm{FF} ; \mathrm{PW}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 13 | LDL PX, (SP+n) | $\begin{aligned} & \mathrm{PX}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PX}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PX}_{2}=\mathrm{FF} ; \mathrm{PX}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 23 | LDL PY,(SP+n) | $\begin{aligned} & \mathrm{PY}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PY}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PY}_{2}=\mathrm{FF} ; \mathrm{PY}_{3}=\mathrm{FF} \end{aligned}$ |
| ED 33 | LDL PZ, (SP+n) | $\begin{aligned} & \mathrm{PZ}_{0}=(\mathrm{SP}+n) \\ & \mathrm{PZ}_{1}=(\mathrm{SP}+n+1) \\ & \mathrm{PZ}_{2}=\mathrm{FF} ; \mathrm{PZ}_{3}=\mathrm{FF} \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 11 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 11 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Loads the low-order word of $p d$ (any of the 32-bit registers PW, PX, PY or PZ) with the data whose address in the sum of SP and the 8 -bit unsigned constant $n$. Loads the high-order word with 0xFFFF.

LDP HL, (HL)
LDP HL, (IX)
LDP HL, (IY)

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| ED 6C | LDP HL,(HL) | $\mathrm{L}=(\mathrm{HL})$ <br> $\mathrm{H}=(\mathrm{HL}+1)$ <br> $(\mathrm{Addr}[19: 16]=\mathrm{A}[3: 0])$ |
| DD 6C | LDP HL,(IX) | $\mathrm{L}=(\mathrm{IX})$ <br> $\mathrm{H}=(\mathrm{IX}+1)$ <br> $(\mathrm{Addr}[19: 16]=\mathrm{A}[3: 0])$ |
| FD 6C | LDP HL,(IY) | $\mathrm{L}=(\mathrm{IY})$ <br> $\mathrm{H}=(\mathrm{IY}+1)$ <br> $(\operatorname{Addr}[19: 16]=\mathrm{A}[3: 0])$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 10 | 10 | 8 |


| Flags |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 though 0 ). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- LDP HL, (HL) : Loads L with the data whose 16 least significant bits of its 20 -bit address are the data in HL, and then loads H with the data in the following 20-bit address.
- LDP HL, (IX) : Loads L with the data whose 16 least significant bits of its 20-bit address are the data in IX, and then loads H with the data in the following 20-bit address.
- LDP HL, (IY) : Loads L with the data whose 16 least significant bits of its 20 -bit address are the data in IY, and then loads H with the data in the following 20-bit address.

Note that the LDP instructions wrap around on a 64 K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0 x n, 0 x F F F F$, you will get the bytes located at $0 \mathrm{x} n, 0 \mathrm{xFFFF}$ and $0 \mathrm{x} n, 0 \mathrm{x} 0000$ instead of $0 \mathrm{x} n, 0 \mathrm{xFFFF}$ and $0 \mathrm{x}(n+1), 0 \mathrm{x} 0000$ as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

```
LDP HL, (mn)
LDP IX,(mn)
LDP IY,(mn)
```

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| ED 6D $n m$ | LDP HL,(mn) | $\mathrm{L}=(m n)$ <br> $\mathrm{H}=(m n+1)$ <br> $(\operatorname{Addr}[19: 16]=\mathrm{A}[3: 0])$ |
| DD 6D $n m$ | LDP IX,(mn) | $\mathrm{IX}_{\text {low }}=(m n)$ <br> $\mathrm{IX}_{\text {high }}=(m n+1) ; ~(\operatorname{Addr[19:16]~=~A[3:0])~}$ |
| FD 6D $n m$ | LDP IY,(mn) | $\mathrm{IY}_{\text {low }}=(m n)$ <br> $\mathrm{IY}_{\text {high }}=(m n+1) ;(\operatorname{Addr[19:16]~=~A[3:0])~}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 9 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 though 0 ). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- LDP HL, (mn) : Loads L with the data whose 16 least significant bits of its 20-bit address are the 16-bit constant $m n$, and then loads H with the data in the following 20-bit address.
- LDP IX, (mn) : Loads the low-order byte of IX with the data whose 16 least significant bits of its 20 -bit address are the 16 -bit constant $m n$, and then loads the high-order byte of IX with the data in the following 20-bit address.
- LDP IY, (mn): Loads the low-order byte of IY with the data whose 16 least significant bits of its 20 -bit address are the 16 -bit constant $m n$, and then loads the high-order byte of IY with the data in the following 20-bit address.
Note that the LDP instructions wrap around on a 64 K page boundary. Since the LDP instruction operates on two-byte values, the second byte wraps around and is written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0 \mathrm{x} n, 0 \mathrm{xFFFF}$, you will get the bytes located at $0 \mathrm{x} n, 0 \mathrm{xFFFF}$ and $0 \mathrm{x} n, 0 \mathrm{x} 0000$ instead of $0 \mathrm{x} n, 0 \mathrm{xFFFF}$ and $0 \mathrm{x}(n+1) 0 \mathrm{x} 0000$ as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LDP (HL) , HL
LDP (IX), HL
LDP (IY), HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 64 | LDP (HL),HL | $(\mathrm{HL})=\mathrm{L} ;(\mathrm{HL}+1)=\mathrm{H}$ <br> $($ Addr $[19: 16]=\mathrm{A}[3: 0])$ |
| DD 64 | LDP (IX),HL | (IX) $=\mathrm{L} ;(\mathrm{IX}+1)=\mathrm{H}$ <br> $($ Addr[19:16] $=\mathrm{A}[3: 0])$ |
| FD 64 | LDP (IY),HL | (IY) $=\mathrm{L} ;(\mathrm{IY}+1)=\mathrm{H}$ <br> $($ Addr[19:16] $=\mathrm{A}[3: 0])$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 11 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

These instructions are used to access 20-bit addresses. In all cases, the four most significant bits of the 20bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 though 0 ). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- LDP (HL) , HL: Loads the memory location whose 16 least significant bits of its 20 -bit address are the data in HL with the data in L , and then loads the following 20-bit address with the data in H .
- LDP (IX) , HL: Loads the memory location whose 16 least significant bits of its 20 -bit address are the data in IX with the data in L, and then loads the following 20-bit address with the data in H .
- LDP (IY) , HL: Loads the memory location whose 16 least significant bits of its 20-bit address are the data in IY with the data in L, and then loads the following 20-bit address with the data in H .

Note that the LDP instructions wrap around on a 64 K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0 x n, 0 x F F F F$, you will get the bytes located at $0 \times n, 0 x F F F F$ and $0 \times n, 0 x 0000$ instead of $0 \times n, 0 x F F F F$ and $0 x(n+1), 0 x 0000$ as you might expect. Therefore, do not use LDP at any physical address ending in 0xFFFF.

LDP (mn), HL<br>LDP (mn), IX<br>LDP (mn), IY

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| ED 65 $n m$ | $\mathrm{LDP}(m n), \mathrm{HL}$ | $(m n)=\mathrm{L}$ <br> $(m n+1)=\mathrm{H} ;(\operatorname{Addr}[19: 16]=\mathrm{A}[3: 0])$ |
| DD 65 $n m$ | $\mathrm{LDP}(m n), \mathrm{IX}$ | $(m n)=\mathrm{IX}_{\text {low }}$ <br> $(m n+1)=\mathrm{IX}_{\text {high; }} \quad(\operatorname{Addr}[19: 16]=\mathrm{A}[3: 0])$ |
| FD 65 n m | $\mathrm{LDP}(m n), \mathrm{IY}$ | $(m n)=\mathrm{IY}_{\text {low }}$ <br> $(m n+1)=\mathrm{IY}_{\text {high; }} \quad(\operatorname{Addr}[19: 16]=\mathrm{A}[3: 0])$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 15 | 13 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Access 20-bit addresses. In all cases, the four most significant bits of the 20-bit address (bits 19 through 16) are defined as the four least significant bits of A (bits 3 though 0 ). The LDP instructions bypass the MMU's address translation unit for direct access to the 20-bit memory address space.

- LDP (mn), HL: Loads memory location whose 16 least significant bits of its 20 -bit address are the 16 -bit constant $m n$ with the data in L , and then loads the following memory location with data in H .
- LDP (mn), IX: Loads the memory location whose 16 least significant bits of its 20 -bit address are the 16 -bit constant $m n$ with the low order byte of IX, and then loads the following memory location with the high order byte of IX.
- LDP (mn), IY: Loads the memory location whose 16 least significant bits of its 20-bit address are the 16 -bit constant $m n$ with the low order byte of IY, and then loads the following memory location with the high order byte of IY.

Note that the LDP instructions wrap around on a 64 K page boundary. Since the LDP instruction operates on two-byte values, the second byte will wrap around and be written at the start of the page if you try to read or write across a page boundary. Thus, if you fetch or store at address $0 x n, 0 x F F F F$, you will get the bytes located at $0 \mathrm{xn}, 0 \mathrm{xFFFF}$ and $0 \mathrm{xn}, 0 \mathrm{x} 0000$ instead of $0 \mathrm{xn}, 0 \mathrm{xFFFF}$ and $0 \mathrm{x}(\mathrm{n}+1), 0 \mathrm{x} 0000$ as you might expect. Therefore, do not use LDP at any physical address ending in $0 x F F F F$.

| Opcode | Instruction | Operation |
| :---: | :--- | :--- | :--- |
| C7 n m x | LJP $x, m n$ | $\mathrm{XPC}=\mathrm{x}$ <br> $\mathrm{PC}=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 8 | 6 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

This instruction is similar to the "JP mn" instruction in that it transfers program execution to the memory location specified by the 16 -bit constant, $m n$. LJP is special in that it allows a jump to be made to a computed address in XMEM. Note that the value of XPC and consequently the address space defined by the XPC is dynamically changed with the LJP instructions.
This instruction recognizes labels when used in the Dynamic C assembler.

See Also: SJP label

## LLCALL $\operatorname{lxpc}, m n$

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| 8F $n \mathrm{~m}$ xpl xph | LLCALL lxpc,mn | $(\mathrm{SP}-1)=\mathrm{LXPC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{LXPC}_{\text {low }}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{PC}_{\mathrm{high}}$ |
|  |  | $(\mathrm{SP}-4)=\mathrm{PC}_{\text {low }}$ |
|  |  | $\mathrm{LXPC}_{\text {low }}=\mathrm{xpl}$ |
|  |  | $\mathrm{LXPC}_{\text {high }}=\mathrm{xph}$ |
|  |  | $\mathrm{PC}=\mathrm{mn}$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-4$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 24 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 25 | 21 | 21 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | $S$ | D |
| - | - | - | - |  |  |  |  |  |

## Description

This instruction is similar to the LCALL ${ }^{1}$ instruction in that it transfers program execution to the subroutine address specified by the 16 -bit operand $m n$ and allows calls to be made to a computed address in extended memory. The LLCALL instruction uses the 12-bit LXPC of the Rabbit 4000 or 5000 processor instead of the 8 -bit XPC of earlier Rabbit processors. Note that the value of LXPC and consequently the address space defined by the LXPC is dynamically changed with the LLCALL instructions.
In the LLCALL instruction, first LXPC is pushed onto the stack, high-order byte first, then the low-order byte. Next, PC is pushed onto the stack, high-order byte first, then the low-order byte. Then LXPC is
loaded with the 16 -bit value $\operatorname{lxpc}$ (its 4 most significant bits are ignored) and the PC is loaded with the 16bit value $m n$. SP is then updated.

## Alternate Forms

The Dynamic C assembler recognizes several other forms of this instruction.

```
LLCALL x,label
LLCALL x:label
LLCALL x:mn
```

The parameter "label" is user-defined. The colon is equivalent to the comma as a delimiter.

1. Avoid mixing LCALL and LLCALL instructions. When LCALL pushes the XPC, it also clears the upper bits of the LXPC.

LLCALL (JKHL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED FA | LLCALL (JKHL) | $(\mathrm{SP}-1)=\mathrm{LXPC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{LXPC}_{\text {low }}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{PC}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-4)=\mathrm{PC}_{\text {low }}$ |
|  |  | $\mathrm{PC}=\mathrm{HL}$ |
|  |  | LXPC $=\mathrm{JK}$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-4$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 19 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 20 | 20 | 18 |


| Flags |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

This instruction is similar to the LCALL ${ }^{1}$ instruction in that it transfers program execution to the subroutine address specified by the 16 -bit constant $m n$ and allows calls to made to a computed address in extended memory. The LLCALL instruction uses the 12 -bit LXPC of the Rabbit 4000 or 5000 processor instead of the 8 -bit XPC of earlier Rabbit processors. Note that the value of LXPC and consequently the address space defined by the LXPC is dynamically changed with the LLCALL instructions.
In the LLCALL instruction, first LXPC is pushed onto the stack, high-order byte first, then the low-order byte. Next, PC is pushed onto the stack, high-order byte first, then the low-order byte. Then PC is loaded with the data in HL and XPC is loaded with the data in JK. SP is then updated.

1. Avoid mixing LCALL and LLCALL instructions. When LCALL pushes the XPC, it also clears the upper bits of the LXPC.

LLJP cc, Ixpc,mn

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | LLJP cc, lxpc,mn | $\begin{aligned} & \text { if }\{c c\} \\ & \text { XPC }_{10 \mathrm{w}}=\operatorname{lxp}_{10 \mathrm{w}} \\ & \mathbf{X P C}_{\mathrm{high}}=\operatorname{lxp} c_{\mathrm{high}} \\ & \mathrm{PC}=m n \end{aligned}$ |
| EDC2n m xpl xph | LLJP NZ, <br> lxpc,mn | $\begin{aligned} & \text { if }\{\mathrm{NZ}\} \\ & \mathrm{XPC}_{\text {low }}=1 \times p c_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 \times p C_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| EDCA $n m x p l x p h$ | LLJP Z, lxpc,mn | $\begin{aligned} & \text { if }\{\mathrm{Z}\} \\ & \mathrm{XPC}_{\text {low }}=1 \times p C_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 \times p C_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| ED D2n m xpl xph | LLJP NC, lxpc,mn | $\begin{aligned} & \text { if }\{\mathrm{NC}\} \\ & \mathrm{XPC}_{\text {low }}=x p C_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=x p c_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| ED DA $n m x p l x p h$ | LLJP C, <br> Ixpc,mn | $\begin{aligned} & \text { if }\{\mathrm{C}\} \\ & \mathrm{XPC}_{1 \text { ow }}=1 \mathrm{xpc}_{10 w} \\ & \mathrm{XPC}_{\mathrm{high}}=1 \mathrm{xp} C_{\mathrm{high}} \\ & \mathrm{PC}=m n \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 10 | 8 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If condition $c c$ is true then program execution is transferred to the memory location specified by the 16 -bit constant, $m n$. A jump can be made to a computed address in extended memory by loading the 12 -bit XPC with the 16 -bit constant $\operatorname{lxpc}$ (the 4 most significant bits of $1 x p c$ are discarded). Note that the value of the 12-bit XPC and consequently the address space defined by it is dynamically changed with this instruction. This instruction recognizes labels when used in the Dynamic C assembler.

LLJP $c x, 1 \times p c, m n$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | $\begin{aligned} & \text { LLJP cx, } \\ & \text { lxpc,mn }^{2} \end{aligned}$ | $\begin{aligned} & \text { if }\{c x\} \\ & \mathrm{XPC}_{10 w}=\operatorname{lxp}_{10 \mathrm{w}} \\ & \mathrm{XPC}_{\mathrm{high}}=1 \mathrm{xp} c_{\mathrm{high}} \\ & \mathrm{PC}=\mathrm{mn} \end{aligned}$ |
| $\text { ED A2 } n \mathrm{~m} x \mathrm{x} \text { l }$ $x p h$ | LLJP GT, lxpc,mn | $\begin{aligned} & \text { if }\{\mathrm{GT}\} \\ & \mathrm{XPC}_{\text {low }}=1 x p c_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 x p c_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| EDAA $n m x p 1$ xph | LLJP GTU, <br> lxpc,mn | $\begin{aligned} & \text { if }\{\mathrm{GTU}\} \\ & \mathrm{XPC}_{\text {low }}=1 x p c_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 x p c_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| $\begin{aligned} & \text { ED B2 } n \text { m xpl } \\ & \text { xph } \end{aligned}$ | $\begin{aligned} & \text { LLJP LT, } \\ & \text { Ixpc,mn } \end{aligned}$ | $\begin{aligned} & \text { if }\{\mathrm{LT}\} \\ & \mathrm{XPC}_{\text {low }}=1 \mathrm{xpc}_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 \mathrm{xp} c_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |
| EDBAn $m x p l$ xph | $\begin{aligned} & \text { LLJP V, } \\ & \text { lxpc,mn } \end{aligned}$ | $\begin{aligned} & \text { if }\{\mathrm{V}\} \\ & \mathrm{XPC}_{\text {low }}=1 \mathrm{xpc}_{\text {low }} \\ & \mathrm{XPC}_{\text {high }}=1 \mathrm{xpc}_{\text {high }} \\ & \mathrm{PC}=m n \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 10 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If condition $c x$ is true then program execution is transferred to the memory location specified by the 16 -bit constant, $m n$. A jump can be made to a computed address in extended memory by loading the 12 -bit XPC with the 16 -bit constant $l x p c$ (the 4 most significant bits of $1 x p c$ are discarded). Note that the value of the 12-bit XPC and consequently the address space defined by it is dynamically changed with this instruction. This instruction recognizes labels when used in the Dynamic C assembler.

LLJP Ixpc,mn

| Opcode | Instruction | Operation |
| :---: | :---: | :--- |
| $87 n \mathrm{~m} \times p \mathrm{xph}$ | LLJP $1 \mathrm{xpc}, \mathrm{mn}$ | $\mathrm{XPC}_{\text {low }}=1 \mathrm{xp} C_{\text {low }}$ <br> $\mathrm{XPC}_{\mathrm{high}}=1 \mathrm{xp} C_{\mathrm{high}}$ <br> $\mathrm{PC}=m n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 8 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Program execution is transferred to the memory location specified by the 16 -bit constant, mn. A jump can be made to a computed address in extended memory by loading the 12 -bit XPC with the 16 -bit constant $\operatorname{lxpc}$ (the 4 most significant bits of 1 xpc are discarded). Note that the value of the 12 -bit XPC and consequently the address space defined by it is dynamically changed with this instruction.
This instruction recognizes labels when used in the Dynamic C assembler.

LLRET

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 8B | LLRET | $\mathrm{PC}_{\text {low }}=(\mathrm{SP})$ |
|  |  | $\mathrm{PC}_{\text {high }}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{XPC}_{\text {low }}=(\mathrm{SP}+2)$ |
|  |  | $\mathrm{XPC}_{\text {high }}=(\mathrm{SP}+3)$ |
|  |  | $\mathrm{SP}=\mathrm{SP}+4$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 14 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

The LLRET instruction is used to return from an LLCALL operation. It transfers execution from a subroutine to the calling program by popping PC and the XPC from the stack.

The low-order byte of PC is loaded with the data whose address is SP and the high-order byte of PC is loaded with the data whose address is $\mathrm{SP}+1$. Then, the low-order byte of XPC is loaded with the data whose address is $\mathrm{SP}+2$ and the high-order byte of XPC is loaded with the data whose address is $\mathrm{SP}+3$. Finally, the value in SP is incremented by 4.

LRET

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 45 | LRET | $\mathrm{PC}_{\text {low }}=(\mathrm{SP})$ |
|  |  | $\mathrm{PC}_{\text {high }}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{XPC}=(\mathrm{SP}+2)$ |
|  |  | $\mathrm{SP}=\mathrm{SP}+3$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 11 |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

The LRET instruction is used to return from an LCALL operation. It transfers execution from a subroutine to the calling program by popping PC and the XPC from the stack.

First, the low-order byte of PC is loaded with the data whose address is SP. Next, the high-order byte of PC is loaded with the data whose address is $\mathrm{SP}+1$. Then, XPC is loaded with the data whose address is $\mathrm{SP}+2$. Finally the value in SP is incremented by 3 .

LSDDR
LSIDR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED D8 | LSDDR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}-1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |
| ED D0 | LSIDR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}+1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | $6+7 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $6+7 \mathrm{i}$ | $6+7 \mathrm{i}$ | $4+7 \mathrm{i}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ |  |  |  |  |

## Description

- LSDDDR: BC holds the count, which is the number of bytes that will be copied from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC and DE are decremented and HL remains unchanged. The instruction repeats until BC reaches zero.
- LSIDR: BC holds the count, which is the number of bytes that will be copied from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536. After each byte is copied, BC is decremented and DE is incremented. HL remains unchanged. The instruction repeats until BC reaches zero.

If either of these instructions is prefixed by IOI or IOE, the source will be in the specified I/O space. If the prefix is IOI (internal I/O), add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.

The V flag is cleared when BC transitions from 1 to 0 , which ends the block copy.
Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

## LSDR

## LSIR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED F8 | LSDR | $(\mathrm{DE})=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}-1$ |
|  | $\mathrm{HL}=\mathrm{HL}-1$ |  |
|  |  | repeat while $\mathrm{BC}!=0$ |
| ED F0 | LSIR | (DE) $=(\mathrm{HL})$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1$ |
|  |  | $\mathrm{DE}=\mathrm{DE}+1$ |
|  |  | $\mathrm{HL}=\mathrm{HL}+1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | $6+7 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $6+7 \mathrm{i}$ | $6+7 \mathrm{i}$ | $4+7 \mathrm{i}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ |  |  |  |  |  |

## Description

- LSDR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE . If the count starts at zero, the number of bytes that will be moved is 65536 . After each byte is copied, BC, DE and HL are decremented. The instruction repeats until BC reaches zero.
- LSIR: BC holds the count, which is the number of bytes that will be moved from the source address in HL to the destination address in DE. If the count starts at zero, the number of bytes that will be moved is 65536 . After each byte is copied, BC is decremented and DE and HL are incremented. The instruction repeats until BC reaches zero.
If either of these instructions is prefixed by IOI or IOE, the source will be in the specified I/O space. If the prefix is IOI, add 1 clock for each iteration. If the prefix is IOE, add 2 clocks plus the number of I/O wait states enabled.
The V flag is cleared when BC transitions from 1 to 0 , which ends the block copy.
Interrupts can occur between different repeats (after the registers have been updated), but not within an iteration. Return from the interrupt is to the first byte of the instruction, which is the I/O prefix byte if there is one.

MUL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| F7 | MUL | $\mathrm{HL}: \mathrm{BC}=\mathrm{BC} \cdot \mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 12 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

A signed multiplication operation is performed on the 16-bit binary integers in the BC and DE registers. The signed 32-bit result is loaded in HL (bits 31 through 16) and BC (bits 15 through 0 ) registers.

## Examples:

LD BC, OFFFFh ;BC gets -1
LD DE, 0FFFFh ;DE gets -1
MUL $\quad ; H L \mid B C=1, H L$ gets $0000 h, B C$ gets 0001 h

In the above example, the 2 's complement of FFFFh is 0001 h .
LD BC, 0FFFFh ;BC gets -1
LD DE, 00001h ;DE gets 1
MUL $\quad ; H L \mid B C=-1, H L$ gets FFFFh, BC gets FFFFh

## MULU

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| A 7 | MULU | $\mathrm{HL}: \mathrm{BC}=\mathrm{BC} \cdot \mathrm{DE}$ (unsigned) |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | $S$ | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

An unsigned multiplication operation is performed on the 16-bit binary integers in the BC and DE registers. The unsigned 32-bit result is loaded in HL (bits 31 through 16) and BC (bits 15 through 0 ).

## Examples:

```
LD BC, 0FFFFh ; BC gets 65,535
LD DE, OFFFFh ; DE gets 65,535
MULU ; HL|BC = 4,294,836,225 HL gets 0xFFFE, BC gets 0x0001
LD BC, OFFFFh ; BC gets 65,535
LD DE, 00001h ;DE gets 1
MULU ; HL|BC=65,535, HL gets 0x0000, BC gets 0xFFFF
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 44 | NEG | $\mathrm{A}=0-\mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Subtracts A from zero and stores the result in A.

## NEG BCDE <br> NEG JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 4D | NEG BCDE | BCDE $=0-$ BCDE |
| FD 4D | NEG JKHL | JKHL $=0-$ JKHL |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| s | z | L/v | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Subtracts BCDE or JKHL from zero and stores the result in BCDE or JKHL.

NEG HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 4 D | NEG HL | $\mathrm{HL}=0-\mathrm{HL}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Subtracts HL from zero and stores the result in HL.

NOP

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 00 | NOP | No operation |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

No operation is performed during this cycle.

OR A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B7 | OR A | $\mathrm{A}=\mathrm{A} \mid \mathrm{A}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Performs a bitwise OR operation between A and A. All of the flags are affected and A remains unchanged.

## Example

The "OR A" operation results in the following:
If $A=0 x 7 F, S=0 ; Z=0 ; L / V=1 ; C=0$.
If $A=0 x 80, S=1 ; Z=0 ; L / V=1 ; C=0$.
If $A=0 x 00, S=0 ; Z=1 ; L / V=0 ; C=0$.

OR HL, DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| EC | OR HL,DE | $\mathrm{HL}=\mathrm{HL} \mid \mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Performs a bitwise OR between the data in HL and the data in DE. The result is stored in HL.

OR IX,DE
OR IY,DE

| Opcode | Instruction | Operation |  |
| :--- | :--- | :--- | :---: |
| DD EC | OR IX,DE | IX = IX $\mid$ DE |  |
| FD EC | OR IY,DE | IY = IY $\mid$ DE |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | L | 0 | - |  |  |  |  |

## Description

Performs a bitwise OR operation between DE and IX or IY.
The result is stored in IX or IY.

OR JKHL, BCDE

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| ED F6 | OR JKHL,BCDE | JKHL $=$ JKHL $\mid$ BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Performs a bitwise OR operation between JKHL and BCDE and stores the result in JKHL.

## OR n

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| F6 $n$ | OR $n$ | $\mathrm{~A}=\mathrm{A} \mid n$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Performs a bitwise OR operation between A and the 8 -bit constant $n$. The result is stored in A.
The Rabbit 4000/5000 assemblers view "OR A,n" and "OR n" as equivalent instructions.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | OR $r$ | $\mathrm{~A}=\mathrm{A} \mid \boldsymbol{r}$ |
| B0 | OR B | $\mathrm{A}=\mathrm{A} \mid \mathrm{B}$ |
| B1 | OR C | $\mathrm{A}=\mathrm{A} \mid \mathrm{C}$ |
| B2 | OR D | $\mathrm{A}=\mathrm{A} \mid \mathrm{D}$ |
| B3 | OR E | $\mathrm{A}=\mathrm{A} \mid \mathrm{E}$ |
| B4 | OR H | $\mathrm{A}=\mathrm{A} \mid \mathrm{H}$ |
| B5 | OR L | $\mathrm{A}=\mathrm{A} \mid \mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs a bitwise OR operation between A and $r$ (any of the 8 -bit registers B, C, D, E, H, or L). The result is stored in A.

The opcodes for these instructions are different than the same instructions in the Rabbit 4000 and 5000.

## OR r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | OR $r$ | $\mathbf{A}=\mathrm{A} \mid r$ |
| 7F B0 | OR B | $\mathrm{A}=\mathrm{A} \mid \mathrm{B}$ |
| 7F B1 | OR C | $\mathrm{A}=\mathrm{A} \mid \mathrm{C}$ |
| 7F B2 | OR D | $\mathrm{A}=\mathrm{A} \mid \mathrm{D}$ |
| 7F B3 | OR E | $\mathrm{A}=\mathrm{A} \mid \mathrm{E}$ |
| 7F B4 | OR H | $\mathrm{A}=\mathrm{A} \mid \mathrm{H}$ |
| 7F B5 | OR L | $\mathrm{A}=\mathrm{A} \mid \mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs a bitwise OR operation between A and $r$ (any of 8-bit registers B, C, D, E, H, L) and stores the result in A.

The Rabbit 4000/5000 assemblers view "OR A,r" and "OR r" as equivalent instructions.
The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

## Example

If the value in A is 01001100 and the value in B is 01010001 , the operation:
OR A, B
would result in A containing 01011101.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| B6 | $\mathrm{OR}(\mathrm{HL})$ | $\mathrm{A}=\mathrm{A} \mid(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{S}$ | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

Performs a bitwise OR operation between A and the data whose address is in HL.The result is stored in A.

## Example

If the byte in A is 01001100 and the byte in the memory location pointed to by HL is 11100101 , the operation:

OR (HL)
would result in A containing 11101101.

```
OR (HL)
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7F B6 | OR (HL) | $\mathrm{A}=\mathrm{A} \mid(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 5 | 5 | 5 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | L | 0 | - | - |  | - |  |

## Description

Performs a bitwise OR operation between A and the data whose address is in HL. The result is stored in A. The Rabbit 4000/5000 assemblers view "OR A,(HL)" and "OR (HL)" as equivalent instructions. The opcode for these instructions is different than the same instructions in the Rabbit 2000, 3000 and 3000A.

## Example

If the byte in A is 01001100 and the byte in the memory location pointed to by HL is 11100101 , the operation:

OR (HL)
would result in A containing 11101101.

OR (IX+d)
OR (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD B6 $d$ | OR $(\mathrm{IX}+d)$ | $\mathrm{A}=\mathrm{A} \mid(\mathrm{IX}+d)$ |
| FD B6 $d$ | OR $(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A} \mid(\mathrm{IY}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{v}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Performs a bitwise OR between A and the data whose address is

- the sum of the data in IX and the 8 -bit signed displacement $d$, or
- the sum of the data in IY and the 8 -bit signed displacement $d$.

The result is stored in A.
The Rabbit 4000/5000 assemblers view "OR A,(IX+d)" and "OR (IX+d)" as equivalent instructions. The same is true for "OR A,(IX+d)" and "OR (IX+d)."

## Example

If the byte in A is 01001100 and the byte in the memory location pointed to by IX $+d$ is 11100101 , the operation:

OR (IX+d)
would result in A containing 11101101.

POP BCDE
POP JKHL

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| DD F1 | POP BCDE | $\mathrm{E}=(\mathrm{SP})$ |
|  |  | $\mathrm{D}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{C}=(\mathrm{SP}+2)$ |
|  |  | $\mathrm{B}=(\mathrm{SP}+3)$ |
|  | $\mathrm{SP}=\mathrm{SP}+4$ |  |
| FD F1 | POP JKHL | $\mathrm{L}=(\mathrm{SP})$ |
|  |  | $\mathrm{H}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{K}=(\mathrm{SP}+2)$ |
|  |  | $\mathrm{J}=(\mathrm{SP}+3)$ |
|  |  | $\mathrm{SP}=\mathrm{SP}+4$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Pops BCDE or JKHL from the stack.

POP IP

| Opcode | Instruction |  | Operation |
| :--- | :--- | :--- | :--- |
| ED 7E | POP IP | $\mathrm{IP}=(\mathrm{SP})$ |  |
|  |  | $\mathrm{SP}=\mathrm{SP}+1$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Pops IP from the stack. This is a chained-atomic instruction.

POP IX
POP IY

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD E1 | POP IX | $\begin{aligned} & \mathrm{IX}_{\text {low }}=(\mathrm{SP}) \\ & \mathrm{IX}_{\mathrm{high}}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| FD E1 | POP IY | $\begin{aligned} & I Y_{\text {low }}=(\mathrm{SP}) \\ & I Y_{\text {high }}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 9 | 9 | 7 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Pops IX or IY from the stack.

POP pd

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | POP pd | $\begin{aligned} & \mathbf{p d}_{0}=(\mathbf{S P}) \\ & \mathbf{p d}_{1}=(\mathbf{S P}+\mathbf{1}) \\ & \mathbf{p d}_{2}=(\mathbf{S P}+\mathbf{2}) \\ & \mathbf{p d}_{3}=(\mathbf{S P}+\mathbf{3}) ; \mathbf{S P}=\mathbf{S P}+4 \end{aligned}$ |
| ED C1 | POP PW | $\begin{aligned} & \mathrm{PW}_{0}=(\mathrm{SP}) \\ & \mathrm{PW}_{1}=(\mathrm{SP}+1) \\ & \mathrm{PW}_{2}=(\mathrm{SP}+2) \\ & \mathrm{PW}_{3}=(\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{aligned}$ |
| ED D1 | POP PX | $\begin{aligned} & \mathrm{PX}_{0}=(\mathrm{SP}) \\ & \mathrm{PX}_{1}=(\mathrm{SP}+1) \\ & \mathrm{PX}_{2}=(\mathrm{SP}+2) \\ & \mathrm{PX}_{3}=(\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{aligned}$ |
| ED E1 | POP PY | $\begin{aligned} & \mathrm{PY}_{0}=(\mathrm{SP}) \\ & \mathrm{PY}_{1}=(\mathrm{SP}+1) \\ & \mathrm{PY}_{2}=(\mathrm{SP}+2) \\ & \mathrm{PY}_{3}=(\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{aligned}$ |
| ED F1 | POP PZ | $\begin{aligned} & \mathrm{PZ}_{0}=(\mathrm{SP}) \\ & \mathrm{PZ}_{1}=(\mathrm{SP}+1) \\ & \mathrm{PZ}_{2}=(\mathrm{SP}+2) \\ & \mathrm{PZ}_{3}=(\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Pops $p d$ (any of the 32-bit registers PW, PX, PY or PZ) from the stack.

POP SU

| Opcode | Instruction | Operation |
| :--- | :--- | :--- | :--- |
| ED 6E | POP SU | $\mathrm{SU}=(\mathrm{SP})$ <br> $\mathrm{SP}=\mathrm{SP}+1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | $S$ | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Loads the System/User Mode Register SU with the data at the memory location in SP, then increments the data in SP.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

| Opcode | Instruction | $\quad$ Operation |
| :--- | :--- | :--- |
| - | POP $\boldsymbol{z z}$ | $z z_{\text {low }}=(\mathbf{S P})$ <br> $z z_{\text {high }}=(\mathbf{S P}+\mathbf{1})$ <br> $\mathbf{S P}=\mathbf{S P}+\mathbf{2}$ |
| F1 | POP AF | $\mathrm{F}=(\mathrm{SP})$ <br> $\mathrm{A}=(\mathrm{SP}+1)$ <br> $\mathrm{SP}=\mathrm{SP}+2$ |
| C1 | POP BC | $\mathrm{C}=(\mathrm{SP})$ <br> $\mathrm{B}=(\mathrm{SP}+1)$ <br> $\mathrm{SP}=\mathrm{SP}+2$ |
| D1 | POP DE | $\mathrm{E}=(\mathrm{SP})$ <br> $\mathrm{D}=(\mathrm{SP}+1)$ <br> $\mathrm{SP}=\mathrm{SP}+2$ |
| E1 | POP HL | $\mathrm{L}=(\mathrm{SP})$ <br> $\mathrm{H}=(\mathrm{SP}+1)$ <br> $\mathrm{SP}=\mathrm{SP}+2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 7 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Loads the low-order byte of $z z$ (any of AF, BC, DE, or HL) with the data at the memory address in SP then loads the high-order byte of $z z$ with the data at the memory address immediately following the one held in SP. SP is then incremented twice.

PUSH IP

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 76 | PUSH IP | $(\mathrm{SP}-1)=\mathrm{IP}$ <br> $\mathrm{SP}=\mathrm{SP}-1$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Pushes IP on the stack.

PUSH IX
PUSH IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD E5 | PUSH IX | $(\mathrm{SP}-1)=\mathrm{IX}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{IX}_{\text {low }}$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-2$ |
| FD E5 | PUSH IY | $(\mathrm{SP}-1)=\mathrm{IY}_{\text {high }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{IY}$ low |
|  |  | $\mathrm{SP}=\mathrm{SP}-2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $s$ | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Pushes IX or IY on the stack.

PUSH BCDE
PUSH JKHL

| Opcode | Instruction |  |
| :--- | :--- | :--- |
| DD F5 | PUSH BCDE | $(\mathrm{SP}-1)=\mathrm{B}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{C}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{D}$ |
|  | $(\mathrm{SP}-4)=\mathrm{E}$ |  |
|  | $\mathrm{SP}=\mathrm{SP}-4$ |  |
| FD F5 | PUSH JKHL | $(\mathrm{SP}-1)=\mathrm{JK}_{\text {High }}$ |
|  |  | $(\mathrm{SP}-2)=\mathrm{JK}_{\text {Low }}$ |
|  |  | $(\mathrm{SP}-3)=\mathrm{H}$ |
|  |  | $(\mathrm{SP}-4)=\mathrm{L}$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-4$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 19 | 19 | 17 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Pushes BCDE or JKHL on the stack.

PUSH mn

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| ED A5 $n m$ | PUSH mn | $(\mathrm{SP}-1)=m$ |
|  |  | $(\mathrm{SP}-2)=n$ |
|  |  | SP $=\mathrm{SP}-2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 14 | 12 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Pushes the 16 -bit constant $m n$ on the stack.

PUSH ps

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | PUSH ps | $\begin{aligned} & (\mathbf{S P}-\mathbf{1})=p s_{3} \\ & (\mathbf{S P}-2)=p s_{2} \\ & (\mathbf{S P}-3)=p s_{1} \\ & (\mathbf{S P}-4)=p s_{0} \\ & \mathbf{S P}=\mathbf{S P}-4 \end{aligned}$ |
| ED C5 | PUSH PW | $\begin{aligned} & (S P-1)=\mathrm{PW}_{3} ;(\mathrm{SP}-2)=\mathrm{PW}_{2} \\ & (\mathrm{SP}-3)=\mathrm{PW}_{1} ;(\mathrm{SP}-4)=\mathrm{PW}_{0} \\ & \mathrm{SP}=\mathrm{SP}-4 \end{aligned}$ |
| ED D5 | PUSH PX | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PX}_{3} ;(\mathrm{SP}-2)=\mathrm{PX}_{2} \\ & (\mathrm{SP}-3)=\mathrm{PX}_{1} ;(\mathrm{SP}-4)=\mathrm{PX}_{0} \\ & \mathrm{SP}=\mathrm{SP}-4 \end{aligned}$ |
| ED E5 | PUSH PY | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PY}_{3} ;(\mathrm{SP}-2)=\mathrm{PY}_{2} \\ & (\mathrm{SP}-3)=\mathrm{PY}_{1} ;(\mathrm{SP}-4)=\mathrm{PY}_{0} \\ & \mathrm{SP}=\mathrm{SP}-4 \end{aligned}$ |
| ED F5 | PUSH PZ | $\begin{aligned} & (\text { SP }-1)=\mathrm{PZ}_{3} ;(\mathrm{SP}-2)=\mathrm{PZ}_{2} \\ & (\mathrm{SP}-3)=\mathrm{PZ}_{1} ;(\mathrm{SP}-4)=\mathrm{PZ}_{0} \\ & \mathrm{SP}=\mathrm{SP}-4 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 18 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 19 | 19 | 17 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Pushes ps (any of the 32-bit registers PW, PX, PY or PZ) on the stack.

PUSH SU

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 66 | PUSH SU | $(\mathrm{SP}-1)=\mathrm{SU}$ |
|  | $\mathrm{SP}=\mathrm{SP}-1$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Pushes SU on the stack. This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

```
PUSH ZZ
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | PUSH zz | $\begin{aligned} & (\mathrm{SP}-\mathbf{1})=z z_{\text {high }} \\ & (\mathrm{SP}-\mathbf{2})=z z_{\text {low }} \\ & \text { SP }=\mathbf{S P}-\mathbf{2} \end{aligned}$ |
| F5 | PUSH AF | $\begin{aligned} & (S P-1)=A \\ & (S P-2)=\mathrm{F} \\ & \mathrm{SP}=\mathrm{SP}-2 \end{aligned}$ |
| C5 | PUSH BC | $\begin{aligned} & (S P-1)=B \\ & (S P-2)=C \\ & S P=S P-2 \end{aligned}$ |
| D5 | PUSH DE | $\begin{aligned} & (S P-1)=D \\ & (S P-2)=E \\ & S P=S P-2 \end{aligned}$ |
| E5 | PUSH HL | $\begin{aligned} & (S P-1)=H \\ & (S P-2)=L \\ & S P=S P-2 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Pushes $z z$ (any of the 16-bit registers AF, BC, DE or HL) on the stack.

RDMODE

| Opcode | Instruction |  | Operation |
| :--- | :--- | :--- | :--- |
| ED 7F | RDMODE | $\mathrm{CF}=\mathrm{SU}[0]$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

Sets the C flag to the value of bit 0 of $S U$. Bit 0 of $S U$ is the current system/user mode.

RES $b, r$

| Opcode |  |  |  |  |  |  |  | Instruction | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $b, r$ | A | B | C | D | E | H | L | RES b,r | $\begin{aligned} & r= \\ & r \& \sim b i t \end{aligned}$ |
| 0 | $\begin{aligned} & \text { CB } \\ & 87 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 80 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 81 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 82 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 83 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 84 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 85 \end{aligned}$ |  |  |
| 1 | $\begin{aligned} & \text { CB } \\ & 8 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 88 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 89 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 8 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 8B } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 8C } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { 8D } \end{aligned}$ |  |  |
| 2 | $\begin{aligned} & \text { CB } \\ & 97 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 90 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 91 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 92 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 93 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 94 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 95 \end{aligned}$ |  |  |
| 3 | $\begin{aligned} & \text { CB } \\ & 9 \mathrm{~F} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 98 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 99 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 9 \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 9 \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 9 \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & 9 \mathrm{D} \end{aligned}$ |  |  |
| 4 | $\begin{aligned} & \hline \text { CB } \\ & \text { A7 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A0 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A1 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A4 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A5 } \end{aligned}$ |  |  |
| 5 | $\begin{aligned} & \text { CB } \\ & \text { AF } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A8 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { A9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { AA } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { AB } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { AC } \end{aligned}$ | $\begin{aligned} & \mathrm{CB} \\ & \mathrm{AD} \end{aligned}$ |  |  |
| 6 | $\begin{aligned} & \text { CB } \\ & \text { B7 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B0 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B1 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B4 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B5 } \end{aligned}$ |  |  |
| 7 | $\begin{aligned} & \text { CB } \\ & \text { BF } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B8 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { B9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { BA } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { BB } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { BC } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { BD } \end{aligned}$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  | $\bullet$ |  |  |  |

## Description

Resets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of $r$ (any of the registers A, B, C, D, E, H, or L).
The bit is reset by performing a bitwise AND between the selected bit and its complement.

RES b, (HL)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| —— | RES b, (HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit b |
| CB 86 | RES 0,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 0 |
| CB 8E | RES 1,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 1 |
| CB 96 | RES 2,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 2 |
| CB 9E | RES 3,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 3 |
| CB A6 | RES 4,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 4 |
| CB AE | RES 5,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 5 |
| CB B6 | RES 6,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 6 |
| CB BE | RES 7,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Resets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the data whose address is in HL
The bit is reset by performing a bitwise AND between the selected bit and its complement.

```
RES b, (IX+d)
RES b,(IY+d)
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD CB d 86 | RES 0,(IX+d) | $(\mathrm{IX}+\alpha)=(\mathrm{IX}+\alpha) \& \sim$ bit 0 |
| DD CB $d 8 \mathrm{E}$ | RES 1,(IX+d) | $(\mathrm{IX}+\alpha)=\left(\mathrm{IX}+\alpha^{\prime}\right) \& \sim$ bit 1 |
| DD CB d 96 | RES 2,(IX + d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \& \sim$ bit 2 |
| DD CB $d$ 9E | RES 3,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \& \sim$ bit 3 |
| DD CB d A6 | RES 4,(IX+d) | $(\mathrm{IX}+\alpha)=(\mathrm{IX}+d) \& \sim$ bit 4 |
| DD CB $d$ AE | RES 5,(IX + d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \& \sim$ bit 5 |
| DD CB $d$ B6 | RES 6,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \& \sim$ bit 6 |
| DD CB $d$ BE | RES 7,(IX + d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \& \sim$ bit 7 |
| FD CB $d 86$ | RES 0,(IY+d) | $(\mathrm{IY}+d)=(\mathrm{IY}+d) \& \sim$ bit 0 |
| FD CB $d 8 \mathrm{E}$ | RES 1,(IY+d) | $(\mathrm{IY}+d)=(\mathrm{IY}+d) \& \sim$ bit 1 |
| FD CB $d 96$ | RES 2,(IY+d) | $\left(\mathrm{IY}+\right.$ d) $=\left(\mathrm{IY}+\mathrm{C}^{\prime}\right) \& \sim$ bit 2 |
| FD CB $d 9 \mathrm{E}$ | RES 3,(IY+d) | $(\mathrm{IY}+d)=(\mathrm{IY}+d) \& \sim$ bit 3 |
| FD CB $d$ A6 | RES 4,(IY+d) | $\left(\mathrm{IY}+\right.$ d) $=\left(\mathrm{IY}+\mathrm{C}^{\prime}\right) \& \sim$ bit 4 |
| FD CB $d$ AE | RES 5,(IY+d) | $(\mathrm{IY}+d)=(\mathrm{IY}+d) \& \sim$ bit 5 |
| FD CB $d$ B6 | RES 6,(IY+d) | $(\mathrm{IY}+d)=(\mathrm{IY}+d) \& \sim$ bit 6 |
| FD CB $d$ BE | RES 7,(IY+d) | $(\mathrm{IY}+$ d) $=(\mathrm{IY}+$ d) \& ~bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  | $\bullet$ |  |  |  |

## Description

Resets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

The bit is reset by performing a bitwise AND between the selected bit and its complement.

RET

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| C 9 | RET | $\mathrm{PC}_{\text {low }}=(\mathrm{SP})$ |
|  |  | $\mathrm{PC}_{\text {high }}=(\mathrm{SP}+1)$ |
| $\mathrm{SP}=\mathrm{SP}+2$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 8 | 8 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Transfers execution from a subroutine to the program that called the subroutine by popping the return address from the stack into PC.

First, the low-order byte of PC is loaded with the data at the memory address in SP then the high-order byte of PC is loaded with the data at the memory address immediately following the one held in SP. The data in SP is then incremented twice.

```
RET f
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RET $f$ | If $\{f\}$ $\mathbf{P C}_{1 \mathrm{ow}}=(\mathbf{S P}) ; \mathbf{P C}_{\mathrm{high}}=(\mathbf{S P}+\mathbf{1}) ; \mathbf{S P}=\mathbf{S P}+2$ |
| C0 | RET NZ | $\begin{aligned} & \text { if }\{\mathrm{NZ}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\text {high }}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| C8 | RET Z | $\begin{aligned} & \text { if }\{\mathrm{Z}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\mathrm{high}}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| D0 | RET NC | $\begin{aligned} & \text { if }\{\mathrm{NC}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\mathrm{high}}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| D8 | RET C | $\begin{aligned} & \text { if }\{\mathrm{C}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\text {high }}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| E0 | RET LZ | $\begin{aligned} & \text { if }\{\mathrm{LZ}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\text {high }}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| E8 | RET LO | $\begin{aligned} & \text { if }\{\mathrm{LO}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\mathrm{high}}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| F0 | RET P | $\begin{aligned} & \text { if }\{\mathrm{P}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\text {high }}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |
| F8 | RET M | $\begin{aligned} & \text { if }\{\mathrm{M}\} \\ & \mathrm{PC}_{\text {low }}=(\mathrm{SP}) ; \mathrm{PC}_{\mathrm{high}}=(\mathrm{SP}+1) \\ & \mathrm{SP}=\mathrm{SP}+2 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{2 0 0 0 / 3 0 0 0 / 4 0 0 0}$ | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 8 | 8 | 8 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

If the condition $f$ is false, the instruction is ignored. Otherwise, program execution continues at the address at the top of the stack. See "Condition Codes" on page 4 for a description of $f$.

## RETI

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 4D | RETI | $\mathrm{IP}=(\mathrm{SP})$ |
|  |  | $\mathrm{PC}_{\text {low }}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{PC}_{\text {high }}=(\mathrm{SP}+2)$ |
|  | $\mathrm{SP}=\mathrm{SP}+3$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Loads IP with the data whose address is on the top of the stack, which should be the interrupt priority that was saved when the interrupt occurred. Then, loads PC from the stack, which should be the return address that was saved when the interrupt occurred. Next, the interrupt priority and the return address are popped off the stack by adding 3 to SP.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

RL BC
RL HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 62 | RL BC | $\{\mathrm{CF}, \mathrm{BC}\}=\{\mathrm{BC}, \mathrm{CF}\}$ |
| 42 | RL HL | $\{\mathrm{CF}, \mathrm{HL}\}=\{\mathrm{HL}, \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

Rotates BC or HL to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.) while the C flag moves to bit 0 and bit 15 moves to the C flag.

Figure 1: Bit logic of the RL instruction


RL bb, BCDE

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| -_ | RL bb,BCDE | $\begin{aligned} & \{\mathrm{CF}, \mathrm{BCDE}\}=\{\mathrm{BCDE}, \mathrm{CF}\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |
| DD 68 | RL 1,BCDE | $\begin{aligned} & \{C F, B C D E\}=\{B C D E, C F\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |
| DD 69 | RL 2,BCDE | $\begin{aligned} & \{C F, B C D E\}=\{B C D E, C F\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |
| DD 6B | RL 4,BCDE | $\begin{aligned} & \{C F, B C D E\}=\{\mathrm{BCDE}, \mathrm{CF}\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates BCDE to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 31 moves to the C flag. This operation happens $b$ number of times.

Figure 2: Bit logic of the RL instruction


RL bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RL bb,JKHL | $\begin{aligned} & \{\mathrm{CF}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{CF}\} \\ & b b=b b-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| FD 68 | RL 1,JKHL | $\begin{aligned} & \{\mathrm{CF}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{CF}\} \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while } \mathrm{b} b!=0 \end{aligned}$ |
| FD 69 | RL 2,JKHL | $\begin{aligned} & \{\mathrm{CF}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{CF}\} \\ & \mathrm{b} b=b b-1 \\ & \text { repeat while } b!=0 \end{aligned}$ |
| FD 6B | RL 4,JKHL | $\begin{aligned} & \{\mathrm{CF}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{CF}\} \\ & \mathrm{b} b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates JKHL to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 31 moves to the C flag. This operation happens bb number of times. See Figure 2 for an illustration.

RL DE

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| F3 | RL DE | $\{\mathrm{CF}, \mathrm{DE}\}=\{\mathrm{DE}, \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

Rotates DE to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.) while the C flag moves to bit 0 and bit 15 moves to the C flag. See Figure 1 for an illustration.

RL $r$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | RL $r$ | $\{\mathrm{CF}, r\}=\{r, \mathrm{CF}\}$ |
| CB 17 | RL A | $\{\mathrm{CF}, \mathrm{A}\}=\{\mathrm{A}, \mathrm{CF}\}$ |
| CB 10 | RL B | $\{\mathrm{CF}, \mathrm{B}\}=\{\mathrm{B}, \mathrm{CF}\}$ |
| CB 11 | RL C | $\{\mathrm{CF}, \mathrm{C}\}=\{\mathrm{C}, \mathrm{CF}\}$ |
| CB 12 | RL D | $\{\mathrm{CF}, \mathrm{D}\}=\{\mathrm{D}, \mathrm{CF}\}$ |
| CB 13 | RL E | $\{\mathrm{CF}, \mathrm{E}\}=\{\mathrm{E}, \mathrm{CF}\}$ |
| CB 14 | RL H | $\{\mathrm{CF}, \mathrm{H}\}=\{\mathrm{H}, \mathrm{CF}\}$ |
| CB 15 | RL L | $\{\mathrm{CF}, \mathrm{L}\}=\{\mathrm{L}, \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates $r$ (any of the register A, B, C, D, E, H, or L) to the left with the C flag. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See figure below.

Figure 3: The bit logic of the RL instruction.


RL (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 16 | RL $(\mathrm{HL})$ | $\{\mathrm{CF},(\mathrm{HL})\}=\{(\mathrm{HL}), \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Rotates to the left with the C flag the data whose address is HL.
Bits 0 through 6 move to the next highest-order bit position (bit 0 moves to bit 1, etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See Figure 3 for an illustration.

## Example

If HL contains $0 \times 4545$, the byte in the memory location $0 x 4545$ is 01101010 , and the C flag is set, then after the execution of the operation:

RL (HL)
the byte in memory location $0 \times 4545$ will contain 11010101 and the C flag will be reset.

RL (IX+d)
RL (IY+d)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| DD CB $d 16$ | RL $(\mathrm{IX}+\mathrm{d})$ | $\{\mathrm{CF},(\mathrm{IX}+\mathrm{d})\}=\{(\mathrm{IX}+d), \mathrm{CF}\}$ |
| FD CB $d 16$ | RL $(\mathrm{IY}+\mathrm{d})$ | $\{\mathrm{CF},(\mathrm{IY}+d)\}=\{(\mathrm{IY}+d), \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Rotates to the left with the C flag the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and $d$

Bits 0 through 6 move to the next highest-order bit position (bit 0 moves to bit 1 , etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See Figure 3 for an illustration.

## Example

If the sum of IX and $d$ is $0 \times 4545$, the byte in the memory location $0 \times 4545$ is 01101010 , and the C flag is set, then after the execution of the operation:

RL (IX $+d$ )
the byte in memory location $0 \times 4545$ will contain 11010101 and the C flag will be reset.

## RLA

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| 17 | RLA | $\{\mathrm{CF}, \mathrm{A}\}=\{\mathrm{A}, \mathrm{CF}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates to the left with the C flag the contents of A. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.) while the C flag moves to bit 0 and bit 7 moves to the C flag. See Figure 3 for an illustration.

## RLB A, BCDE <br> RLB A, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 6F | RLB A,BCDE | $\{\mathrm{A}, \mathrm{BCDE}\}=\{\mathrm{BCDE}, \mathrm{A}\}$ |
| FD 6F | RLB A,JKHL | $\{\mathrm{A}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{A}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Rotates BCDE or JKHL to the left with A. The bits are rotated 8 at a time, as illustrated in the figure below. Bits 0 through 23 are shifted 8 bits to bit positions 8 through 31 . Bits 31 through 24 are shifted to A and A is shifted to bits 7 through 0 .

Figure 4: The bit logic of the "RLB A, BCDE" instruction


RLC BC
RLC DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 60 | RLC BC | $\mathrm{BC}=\{\mathrm{BC}[14,0], \mathrm{B}[7]\}$ <br> $\mathrm{CF}=\mathrm{B}[7]$ |
| 50 | RLC DE | $\mathrm{DE}=\{\mathrm{DE}[14,0], \mathrm{D}[7]\}$ <br> $\mathrm{CF}=\mathrm{D}[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | L | - | - | - |  |  |  |

## Description

Rotates BC or DE to the left (bit 0 moves to bit 1, etc.). The highest-order bit is rotated to the C flag and bit 0 . See the figure below.

Figure 5: The bit logic of the RLC instruction


## RLC bb, BCDE

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RLC bb,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathrm{BCDE}[30,0], \mathrm{B}[7]\} \\ & \mathrm{CF}=\mathrm{B}[7] \\ & b b=b b-1 \\ & \text { repeat while } b b!=\mathbf{0} \end{aligned}$ |
| DD 68 | RLC 1,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathrm{BCDE}[30,0], \mathrm{B}[7]\} \\ & \mathrm{CF}=\mathrm{B}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| DD 69 | RLC 2,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathrm{BCDE}[30,0], \mathrm{B}[7]\} \\ & \mathrm{CF}=\mathrm{B}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| DD 6B | RLC 4,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathrm{BCDE}[30,0], \mathrm{B}[7]\} \\ & \mathrm{CF}=\mathrm{B}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

Rotates BCDE to the left (bit 0 moves to bit 1, bit 1 moves to bit 2 etc.). Bit 31 moves to the C flag and bit 0 . See the figure below.

Figure 6: The bit logic of the RLC operation.


This operation happens $b b$ number of times.

RLC bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RLC bb, JKHL | $\begin{aligned} & \text { JKHL }=\{\text { JKHL[30,0],J[7] }\} \\ & \text { CF }=\mathbf{J}[7] \\ & b b=b b-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| FD 68 | RLC 1,JKHL | $\begin{aligned} & \mathrm{JKHL}=\{\mathrm{JKHL}[30,0], \mathrm{J}[7]\} \\ & \mathrm{CF}=\mathrm{J}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| FD 69 | RLC 2,JKHL | $\begin{aligned} & \mathrm{JKHL}=\{\mathrm{JKHL}[30,0], \mathrm{J}[7]\} \\ & \mathrm{CF}=\mathrm{J}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| FD 6B | RLC 4,JKHL | $\begin{aligned} & \mathrm{JKHL}=\{\mathrm{JKHL}[30,0], \mathrm{J}[7]\} \\ & \mathrm{CF}=\mathrm{J}[7] \\ & \mathrm{bb}=\mathrm{bb}-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates JKHL to the left (bit 0 moves to bit 1, etc.) while bit 7 of the highest-order byte moves to bit 0 of the lowest-order byte and the C flag. This operation happens $b b$ number of times. See Figure 6 for an illustration.

```
RLC r
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | RLC $r$ | $r=\{r[6,0], r[7]\} ; \mathrm{CF}=r[7]$ |
| CB 07 | RLC A | $\mathrm{A}=\{\mathrm{A}[6,0], \mathrm{A}[7]\} ; \mathrm{CF}=\mathrm{A}[7]$ |
| CB 00 | RLC B | $\mathrm{B}=\{\mathrm{B}[6,0], \mathrm{B}[7]\} ; \mathrm{CF}=\mathrm{B}[7]$ |
| CB 01 | RLC C | $\mathrm{C}=\{\mathrm{C}[6,0], \mathrm{C}[7]\} ; \mathrm{CF}=\mathrm{C}[7]$ |
| CB 02 | RLC D | $\mathrm{D}=\{\mathrm{D}[6,0], \mathrm{D}[7]\} ; \mathrm{CF}=\mathrm{D}[7]$ |
| CB 03 | RLC E | $\mathrm{E}=\{\mathrm{E}[6,0], \mathrm{E}[7]\} ; \mathrm{CF}=\mathrm{E}[7]$ |
| CB 04 | RLC H | $\mathrm{H}=\{\mathrm{H}[6,0], \mathrm{H}[7]\} ; \mathrm{CF}=\mathrm{H}[7]$ |
| CB 05 | RLC L | $\mathrm{L}=\{\mathrm{L}[6,0], \mathrm{L}[7]\} ; \mathrm{CF}=\mathrm{L}[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates $r$ (any of the register A, B, C, D, E, H, or L) to the left. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 moves to both bit 0 and the C flag.

Figure 7: The bit logic of the RLC instruction.


| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 06 | RLC $(\mathrm{HL})$ | $(\mathrm{HL})=\{(\mathrm{HL})[6,0],(\mathrm{HL})[7]\}$ <br> $\mathrm{CF}=(\mathrm{HL})[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the left the data whose address is HL.
Each bit moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.). Bit 7 moves to both bit 0 and the C flag. See Figure 7 for an illustration.

## Example

If HL contains $0 x 4545$, the byte in the memory location $0 \times 4545$ is 01101010 , and the C flag is set, then after the execution of the operation:

RLC (HL)
the byte in memory location $0 \times 4545$ will contain 11010100 and the C flag will be reset.

RLC (IX+d)
RLC (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CB $d 06$ | RLC $(\mathrm{IX}+d)$ | $\begin{array}{l}(\mathrm{IX}+d)=\{(\mathrm{IX}+d)[6,0],(\mathrm{IX}+d)[7]\} \\ \\ \end{array}$ |
| FF $=(\mathrm{IX}+d)[7]$ |  |  |$]$| $(\mathrm{IY}+d)=\{(\mathrm{IY}+d)[6,0],(\mathrm{IY}+d)[7]\}$ |
| :--- |
| $\mathrm{CF}=(\mathrm{IY}+d)[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Rotates to the left the data whose address is:

- the sum of IX and the 8-bit signed displacement $d$, or
- the sum of IY and $d$.

Each bit moves to the next highest-order bit position (bit 0 moves to bit 1 , etc.). Bit 7 moves to both bit 0 and the C flag. See Figure 7 for an illustration.

## Example

If the sum of IX and $d$ is $0 \times 4545$, the byte in the memory location $0 \times 4545$ is 01101010 , and the C flag is set, then after the execution of the operation:

RLC (IX $+d$ )
the byte in memory location $0 \times 4545$ will contain 11010100 and the C flag will be reset.

RLC 8, BCDE
RLC 8, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 4F | RLC 8,BCDE | BCDE $=\{\mathrm{CDE}, \mathrm{B}\}$ |
| FD 4F | RLC 8,JKHL | JKHL $=\{\mathrm{KHL}, \mathrm{J}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Rotates BCDE or JKHL to the left. Each byte moves to the next highest-order byte position, with the high-est-order byte moving to the lowest-order byte. See the figure below.

Figure 8: Bit logic of "RLC 8,BCDE" instruction


RLCA

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 07 | RLCA | $\mathrm{A}=\{\mathrm{A}[6,0], \mathrm{A}[7]\}$ <br> $\mathrm{CF}=\mathrm{A}[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates A to the left. Each bit in the register moves to the next highest-order bit position (bit 0 moves to bit 1, etc.) while bit 7 moves to both bit 0 and the C flag. See Figure 7 for an illustration.

RR BC

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 63 | RR BC | $\{\mathrm{BC}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{BC}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates to the right with the C flag the data in BC. See the figure below.
Figure 9: The bit logic of the RR instruction


RR bb, BCDE
RR bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RR bb,BCDE | $\begin{aligned} & \{\mathrm{BCDE}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{BCDE}\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |
| DD 78 | RR 1,BCDE | repeat the operation 1 time |
| DD 79 | RR 2,BCDE | repeat the operation 2 times |
| DD 7B | RR 4,BCDE | repeat the operation 4 times |
| - | RR bb,JKHL | $\begin{aligned} & \{\mathrm{JKHL}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{JKHL}\} \\ & b b=b b-1 \\ & \text { repeat while } b b!=0 \end{aligned}$ |
| FD 78 | RR 1,JKHL | repeat the operation 1 time |
| FD 79 | RR 2,JKHL | repeat the operation 2 times |
| FD 7B | RR 4,JKHL | repeat the operation 4 times |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right with the C flag the data in BCDE or JKHL.
Figure 10: The bit logic of the RR instruction.


This operation happens bb times.

RR DE
RR HL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| FB | RR DE | $\{\mathrm{DE}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{DE}\}$ |
| FC | RR HL | $\{\mathrm{HL}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{HL}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right with the C flag the data in DE or HL. Bit 0 moves to the C flag, bits 1 through 15 move to the next lowest-order bit position, and the C flag moves to bit 15. See Figure 11 below for an illustration.

Figure 11: The bit logic for RR instruction.


RR IX
RR IY

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD FC | RR IX | $\{\mathrm{IX}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{IX}\}$ |
| FD FC | RR IY | $\{\mathrm{IY}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{IY}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

Rotates to the right with the C flag the data in IX or IY. Bit 0 moves to the C flag, bits 1 through 15 move to the next lowest-order bit position, and the C flag moves to bit 15 . See Figure 9 for an illustration.

RR $r$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | RR $\boldsymbol{r}$ | $\{\boldsymbol{r}, \mathrm{CF}\}=\{\mathrm{CF}, \boldsymbol{r}\}$ |
| CB 1F | RR A | $\{\mathrm{A}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{A}\}$ |
| CB 18 | RR B | $\{\mathrm{B}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{B}\}$ |
| CB 19 | RR C | $\{\mathrm{C}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{C}\}$ |
| CB 1A | RR D | $\{\mathrm{D}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{D}\}$ |
| CB 1B | RR E | $\{\mathrm{E}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{E}\}$ |
| CB 1C | RR H | $\{\mathrm{H}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{H}\}$ |
| CB 1D | RR L | $\{\mathrm{L}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{L}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates to the right with the C flag the data in register $r$ (any of the registers A, B, C, D, E, H, or L). Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See the figure below.

Figure 12: The bit logic for the RR instruction.


RR (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 1E | $\mathrm{RR}(\mathrm{HL})$ | $\{(\mathrm{HL}), \mathrm{CF}\}=\{\mathrm{CF},(\mathrm{HL})\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Rotates to the right with the C flag the data whose address is HL.
Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See Figure 12 for an illustration.

RR (IX+d)
RR (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CB $d 1 \mathrm{E}$ | $\mathrm{RR}(\mathrm{IX}+d)$ | $\{(\mathrm{IX}+d), \mathrm{CF}\}=\{\mathrm{CF},(\mathrm{IX}+d)\}$ |
| FD CB $d 1 \mathrm{E}$ | $\mathrm{RR}(\mathrm{IY}+d)$ | $\{(\mathrm{IY}+d), \mathrm{CF}\}=\{\mathrm{CF},(\mathrm{IY}+d)\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right with the C flag the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7. See Figure 12 for an illustration.

RRA

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 1 F | RRA | $\{\mathrm{A}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{A}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right with the C flag the data in A . Bit 0 moves to the C flag, bits 1 through 7 move to the next lowest-order bit position, and the C flag moves to bit 7 . See Figure 12 for an illustration.

RRB A, BCDE
RRB A, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 7F | RRB A,BCDE | $\{\mathrm{A}, \mathrm{BCDE}\}=\{\mathrm{E}, \mathrm{A}, \mathrm{BCD}\}$ |
| FD 7F | RRB A,JKHL | $\{\mathrm{A}, \mathrm{JKHL}\}=\{\mathrm{L}, \mathrm{A}, \mathrm{JKH}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Rotates 8 bits to the right with A the data in BCDE or JKHL. For example, the data in B moves to C, while the data in C moves to D. The low-order byte moves to A and A moves to the high-order byte. See the figure below.

Figure 13: The bit logic of the "RRA 8,BCDE" instruction.


RRC BC
RRC DE

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 61 | RRC BC | $\mathrm{BC}=\{\mathrm{B}[0], \mathrm{BC}[15,1]\}$ <br> $\mathrm{CF}=\mathrm{C}[0]$ |
| 51 | RRC DE | $\mathrm{DE}=\{\mathrm{D}[0], \mathrm{DE}[15,1]\}$ <br> $\mathrm{CF}=\mathrm{E}[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates to the right the C flag with the data in BC or DE . Each bit in the register moves to the next lowestorder bit position (bit 15 moves to bit 14, etc.) while bit 0 moves to both bit 15 and the C flag. See the figure below.

Figure 14: The bit logic of RRC.


RRC bb, BCDE
RRC bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | RRC bb,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathbf{B}[7], \mathrm{BCDE}[31,1]\} \\ & \mathrm{CF}=\mathrm{E}[0] \\ & b b=b b-1 \\ & \text { repeat while } b b!=\mathbf{0} \end{aligned}$ |
| DD 58 | RRC 1,BCDE | repeat the operation 1 time |
| DD 59 | RRC 2,BCDE | repeat the operation 2 times |
| DD 5B | RRC 4,BCDE | repeat the operation 4 times |
| - | RRC b,JKHL | $\begin{aligned} & \text { JKHL }=\{\mathrm{J}[7], \mathrm{JKHL}[31,1]\} \\ & \mathrm{CF}=\mathrm{L}[0] \\ & b b=b b-1 \\ & \text { repeat while bb }!=0 \end{aligned}$ |
| FD 58 | RRC 1,JKHL | repeat the operation 1 time |
| FD 59 | RRC 2,JKHL | repeat the operation 2 times |
| FD 5B | RRC 4,JKHL | repeat the operation 4 times |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags | ALTD |  | IOI/IOE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right the data in BCDE or JKHL. Each bit in the register moves to the next lowest-order bit position (bit 31 moves to bit 30 , etc.) while bit 0 moves to both bit 31 and the C flag.

Figure 15: The bit logic of RRC.


This operation happens $b b$ number of times.

RRC $r$

| Opcode | Onstruction | Operation |
| :--- | :--- | :--- |
| - | RRC $r$ | $r=\{r[0], r[7,1]\} ; \mathrm{CF}=r[0]$ |
| CB 0F | RRC A | $\mathrm{A}=\{\mathrm{A}[0], \mathrm{A}[7,1]\} ; \mathrm{CF}=\mathrm{A}[0]$ |
| CB 08 | RRC B | $\mathrm{B}=\{\mathrm{B}[0], \mathrm{B}[7,1]\} ; \mathrm{CF}=\mathrm{B}[0]$ |
| CB 09 | RRC C | $\mathrm{C}=\{\mathrm{C}[0], \mathrm{C}[7,1]\} ; \mathrm{CF}=\mathrm{C}[0]$ |
| CB 0A | RRC D | $\mathrm{D}=\{\mathrm{D}[0], \mathrm{D}[7,1]\} ; \mathrm{CF}=\mathrm{D}[0]$ |
| CB 0B | RRC E | $\mathrm{E}=\{\mathrm{E}[0], \mathrm{E}[7,1]\} ; \mathrm{CF}=\mathrm{E}[0]$ |
| CB 0C | RRC H | $\mathrm{H}=\{\mathrm{H}[0], \mathrm{H}[7,1]\} ; \mathrm{CF}=\mathrm{H}[0]$ |
| CB 0D | RRC L | $\mathrm{L}=\{\mathrm{L}[0], \mathrm{L}[7,1]\} ; \mathrm{CF}=\mathrm{L}[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Rotates to the right the data in $r$ (any of the registers A, B, C, D, E, H, or L).
Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6 , etc.) while bit 0 moves to both bit 7 and the C flag.

Figure 16: The bit logic of the RRC instruction.


RRC (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 0E | RRC $(\mathrm{HL})$ | $(\mathrm{HL})=\{(\mathrm{HL})[0],(\mathrm{HL})[7,1]\}$ <br>  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right the data whose address is HL.
Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6 , etc.) while bit 0 moves to both bit 7 and the C flag. See Figure 16 for an illustration.

RRC (IX+d)
RRC (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CB $d 0 \mathrm{E}$ | RRC $(\mathrm{IX}+d)$ | $(\mathrm{IX}+d)=\{(\mathrm{IX}+d)[0]$, <br> $(\mathrm{IX}+d)[7,1]\}$ <br> $\mathrm{CF}=(\mathrm{IX}+d)[0]$ |
| FD CB $d 0 \mathrm{E}$ | RRC $(\mathrm{IY}+d)$ | $(\mathrm{IY}+d)=\{(\mathrm{IY}+d)[0]$, <br> $(\mathrm{IY}+d)[7,1]\}$ <br> $\mathrm{CF}=(\mathrm{IY}+d)[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 14 | 12 | 10 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/v | c | F | R | SP | S | D |
| - | - | L | - | - |  |  | - | - |

## Description

Rotates to the right the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the C flag. See Figure 16 for an illustration.

RRC 8, BCDE
RRC 8, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 5F | RRC 8,BCDE | BCDE $=\{\mathrm{E}, \mathrm{BCD}\}$ |
| FD 5F | RRC 8,JKHL | $\mathrm{JKHL}=\{\mathrm{L}, \mathrm{JKH}\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $s$ | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Rotates BCDE or JKHL to the right. Each byte in the register moves to the next lowest-order byte position. E.g., the byte in B is loaded into C ; the byte that was in C is loaded into D ; the byte that was in D is loaded into E ; and the byte that was in E is loaded into B .

Figure 17: The bit logic of the "RRC $8, B C D E$ " instruction


RRCA

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 0 F | RRCA | $\mathrm{A}=\{\mathrm{A}[0], \mathrm{A}[7,1]\}$ <br> $\mathrm{CF}=\mathrm{A}[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Rotates to the right the data in A. Each bit moves to the next lowest-order bit position (bit 7 moves to bit 6, etc.) while bit 0 moves to both bit 7 and the C flag. See Figure 16 for an illustration.

RST $v$

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| —— | RST $v$ | $\begin{aligned} & (\mathbf{S P}-1)=\text { PC }_{\text {high }} \\ & (\mathbf{S P}-2)=\text { PC }_{\text {low }} \\ & \text { SP = SP-2; } \\ & \text { PC }=\text { Restart Address } \end{aligned}$ |
| D7 | RST 10 | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}} ;(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }} ; \mathrm{SP}=\mathrm{SP}-2 \\ & \mathrm{PC}=\mathrm{IIR}: 0 \mathrm{x} 20 \end{aligned}$ |
| DF | RST 18 | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}} ;(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }} ; \mathrm{SP}=\mathrm{SP}-2 \\ & \mathrm{PC}=\mathrm{IIR}: 0 \mathrm{x} 30 \end{aligned}$ |
| E7 | RST 20 | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}} ;(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }} ; \mathrm{SP}=\mathrm{SP}-2 \\ & \mathrm{PC}=\mathrm{IIR}: 0 \mathrm{x} 40 \end{aligned}$ |
| EF | RST 28 | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PC}_{\mathrm{high}} ;(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }} ; \mathrm{SP}=\mathrm{SP}-2 \\ & \mathrm{PC}=\mathrm{IIR}: 0 \mathrm{x} 50 \end{aligned}$ |
| FF | RST 38 | $\begin{aligned} & (\mathrm{SP}-1)=\mathrm{PC}_{\text {high }} ;(\mathrm{SP}-2)=\mathrm{PC}_{\text {low }} ; \mathrm{SP}=\mathrm{SP}-2 \\ & \mathrm{PC}=\mathrm{IIR}: 0 \mathrm{x} 70 \end{aligned}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 8 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 11 | 11 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Transfers program execution to the interrupt vector address specified by IIR: $v$, where IIR is the address of the interrupt vector table and $v$ is the offset. The vector table is always on a 100 h boundary. Its address can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16 -bit vector table address.

```
SBC A,n
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DE $n$ | SBC A, $n$ | $\mathrm{~A}=\mathrm{A}-n-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | V | - | - | - |  |  |  |

## Description

Subtracts the C flag and the 8 -bit constant $n$ from A.The difference is stored in $A$. These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000/5000 assemblers view "SBC A,n" and "SBC n" as equivalent instructions. In the latter case, $A$ is used even though it is not explicitly stated.

SBC A, r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-\_$ | SBC A, $r$ | $\mathbf{A}=\mathrm{A}-\boldsymbol{r}-\mathrm{CF}$ |
| 9F | SBC A,A | $\mathrm{A}=\mathrm{A}-\mathrm{A}-\mathrm{CF}$ |
| 98 | SBC A,B | $\mathrm{A}=\mathrm{A}-\mathrm{B}-\mathrm{CF}$ |
| 99 | SBC A,C | $\mathrm{A}=\mathrm{A}-\mathrm{C}-\mathrm{CF}$ |
| 9A | SBC A,D | $\mathrm{A}=\mathrm{A}-\mathrm{D}-\mathrm{CF}$ |
| 9B | SBC A,E | $\mathrm{A}=\mathrm{A}-\mathrm{E}-\mathrm{CF}$ |
| 9C | SBC A,H | $\mathrm{A}=\mathrm{A}-\mathrm{H}-\mathrm{CF}$ |
| 9D | SBC A,L | $\mathrm{A}=\mathrm{A}-\mathrm{L}-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Subtracts the C flag and the data in $r$ (any of the registers A, B, C, D, E, H, or L) from the data in A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.


## SBC A, r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SBC A,r | $\mathrm{A}=\mathrm{A}-\boldsymbol{r}-\mathrm{CF}$ |
| 7F 9F | SBC A,A | $\mathrm{A}=\mathrm{A}-\mathrm{A}-\mathrm{CF}$ |
| 7F 98 | SBC A,B | $\mathrm{A}=\mathrm{A}-\mathrm{B}-\mathrm{CF}$ |
| 7F 99 | SBC A,C | $\mathrm{A}=\mathrm{A}-\mathrm{C}-\mathrm{CF}$ |
| 7F 9A | SBC A,D | $\mathrm{A}=\mathrm{A}-\mathrm{D}-\mathrm{CF}$ |
| 7F 9B | SBC A,E | $\mathrm{A}=\mathrm{A}-\mathrm{E}-\mathrm{CF}$ |
| 7F 9C | SBC A,H | $\mathrm{A}=\mathrm{A}-\mathrm{H}-\mathrm{CF}$ |
| 7F 9D | SBC A,L | $\mathrm{A}=\mathrm{A}-\mathrm{L}-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Subtracts the C flag and the data in $r$ (one of A, B, C, D, E, H or L) from A. The result is stored in A. The Rabbit 4000/5000 assemblers view "SBC A,r" and "SBC r" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

```
SBC A,(HL)
```

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| 9 E | SBC A,(HL) | $\mathrm{A}=\mathrm{A}-(\mathrm{HL})-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Subtracts the C flag and the data whose address is the data in HL from the data in A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

SBC A, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7F 9E | SBC A,(HL) | $\mathrm{A}=\mathrm{A}-(\mathrm{HL})-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |

## Description

Subtracts the C flag and the data whose address is in HL from A. The result is stored in A. These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000/5000 assemblers view "SBC A,(HL)" and "SBC (HL)" as equivalent instructions. In the latter case, A is used even though it is not explicitly stated.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

## SBC HL, ss

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | SBC HL,ss | $\mathbf{H L}=\mathbf{H L}-\boldsymbol{s s}-\mathbf{C F}$ |
| ED 42 | SBC HL,BC | $\mathrm{HL}=\mathrm{HL}-\mathrm{BC}-\mathrm{CF}$ |
| ED 52 | SBC HL,DE | $\mathrm{HL}=\mathrm{HL}-\mathrm{DE}-\mathrm{CF}$ |
| ED 62 | SBC HL,HL | $\mathrm{HL}=\mathrm{HL}-\mathrm{HL}-\mathrm{CF}$ |
| ED 72 | SBC HL,SP | $\mathrm{HL}=\mathrm{HL}-\mathrm{SP}-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Subtracts the C flag and the data in ss (any of BC, DE, HL, or SP) from HL. The result is stored in HL. These operations output an inverted carry:

- The C flag is set if HL is less than the data being subtracted from it.
- The C flag is cleared if HL is greater than the data being subtracted from it.
- The C flag is unchanged if HL is equal to the data being subtracted from it.

SBC (IX+d)
SBC (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 9E $d$ | $\mathrm{SBC}(\mathrm{IX}+d)$ | $\mathrm{A}=\mathrm{A}-(\mathrm{IX}+d)-\mathrm{CF}$ |
| FD 9E $d$ | $\mathrm{SBC}(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A}-(\mathrm{IY}+d)-\mathrm{CF}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Subtracts the C flag and the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$
from A. The result is stored in A.

These operations output an inverted carry:

- The C flag is set if A is less than the data being subtracted from it.
- The C flag is cleared if A is greater than the data being subtracted from it.
- The C flag is unchanged if A is equal to the data being subtracted from it.

The Rabbit 4000/5000 assemblers view "SBC A,(IX+d)" and "SBC (IX+d)" as equivalent instructions. The same is true for "SBC A,(IY+d)" and "SBC (IY+d)."

SBOX A

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 02 | SBOX A | $\mathrm{A}=\operatorname{sbox}(\mathrm{A})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |  |

## Description

Sbox is a 256 -byte lookup table used by the AES-128 cipher. A contains the index into the table and is replaced by the value at that index location.

## Set Carry Flag

## SCF

| Opcode | Instruction | Operation |  |
| :--- | :--- | :--- | :--- |
| 37 | SCF | $\mathrm{CF}=1$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| $\mathbf{S}$ | $\mathbf{Z}$ | L/V | C | F | R | SP | S | D |
| - | - | - | 1 | $\bullet$ |  |  |  |  |

## Description

Sets the C flag.

SET $b, r$

| Opcode |  |  |  |  |  |  |  | Instruction | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b,r | A | B | C | D | E | H | L | SET b, $r$ | $r=r \mid$ bit $b$ |
| 0 | $\begin{aligned} & \hline \text { CB } \\ & \text { C7 } \end{aligned}$ | $\begin{aligned} & \mathrm{CB} \\ & \mathrm{C} 0 \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { C1 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { C2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { C3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { C4 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { C5 } \end{aligned}$ |  |  |
| 1 | CB | $\begin{aligned} & \hline \text { CB } \\ & \text { C8 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { C9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { CA } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { CB } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { CC } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { CD } \end{aligned}$ |  |  |
| 2 | CB | $\begin{aligned} & \text { CB } \\ & \text { D0 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D1 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D4 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D5 } \end{aligned}$ |  |  |
| 3 | $\begin{aligned} & \mathrm{CB} \\ & \mathrm{DF} \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { D8 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { D9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { DA } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { DB } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { DC } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { DD } \end{aligned}$ |  |  |
| 4 | $\begin{aligned} & \text { CB } \\ & \text { E7 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E0 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { E1 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E4 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E5 } \end{aligned}$ |  |  |
| 5 | $\begin{aligned} & \hline \text { CB } \\ & \text { EF } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E8 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { E9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { EA } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { EB } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { EC } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { ED } \end{aligned}$ |  |  |
| 6 | $\begin{aligned} & \hline \text { CB } \\ & \text { F7 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { F0 } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CB } \\ \text { F1 } \end{array}$ | $\begin{aligned} & \text { CB } \\ & \text { F2 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { F3 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { F4 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { F5 } \end{aligned}$ |  |  |
| 7 | $\begin{aligned} & \hline \text { CB } \\ & \text { FF } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { F8 } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { F9 } \end{aligned}$ | $\begin{aligned} & \text { CB } \\ & \text { FA } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { FB } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { FC } \end{aligned}$ | $\begin{aligned} & \hline \text { CB } \\ & \text { FD } \end{aligned}$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  | $\bullet$ |  |  |  |  |  |  |

## Description

Sets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the data in $r$ (any of the registers A, B, C, D, E, H, or L).

## Example

If A contains 11000000 , after the execution of the operation:
SET 3,A
A contains 11001000.

SET b, (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SET $b,(H L)$ | $(\mathbf{H L})=(H L) \mid b$ |
| CB C6 | SET 0,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 0 |
| CB CE | SET 1,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 1 |
| CB D6 | SET 2,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 2 |
| CB DE | SET 3,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 3 |
| CB E6 | SET 4,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 4 |
| CB EE | SET 5,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 5 |
| CB F6 | SET 6,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 6 |
| CB FE | SET 7,(HL) | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  | $\bullet$ | $\bullet$ |

## Description

Sets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the byte whose address is the data in HL.

SET b, (IX+d)
SET b, (IY+d)

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | SET b, (IX+d) | $(\mathbf{I X}+d)=(\mathbf{I X}+d) \mid b$ |
| DD CB $d$ C6 | SET 0,(IX+d) | $(\mathrm{IX}+\alpha)=(\mathrm{IX}+d) \mid$ bit 0 |
| DD CB $d$ CE | SET 1,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \mid$ bit 1 |
| DD CB $d$ D6 | SET 2,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \mid$ bit 2 |
| DD CB $d$ DE | SET 3,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \mid$ bit 3 |
| DD CB $d$ E6 | SET 4,(IX+d) | $(\mathrm{IX}+d)=(\mathrm{IX}+d) \mid$ bit 4 |
| DD CB $d \mathrm{EE}$ | SET 5,(IX+d) | $(\mathrm{IX}+\mathrm{d})=(\mathrm{IX}+$ d) $\mid$ bit 5 |
| DD CB $d$ F6 | SET 6,(IX+d) | $(\mathrm{IX}+\mathrm{d})=(\mathrm{IX}+d) \mid$ bit 6 |
| DD CB $d$ FE | SET 7, (IX+d) | $(\mathrm{IX}+\alpha)=(\mathrm{IX}+d) \mid$ bit 7 |
| - | SET b, (IY+d) | $(\mathbf{I Y}+\boldsymbol{d})=(\mathbf{I Y}+\boldsymbol{d}) \mid \boldsymbol{b}$ |
| FD CB $d$ C6 | SET 0,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+\mathrm{d}) \mid$ bit 0 |
| FD CB $d$ CE | SET 1,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+d) \mid$ bit 1 |
| FD CB $d$ D6 | SET 2,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+\mathrm{d}) \mid$ bit 2 |
| FD CB $d$ DE | SET 3,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+\mathrm{d}) \mid$ bit 3 |
| FD CB $d$ E6 | SET 4,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+\mathrm{d}) \mid$ bit 4 |
| FD CB $d$ EE | SET 5,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+$ d $) \mid$ bit 5 |
| FD CB $d$ F6 | SET 6,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+\mathrm{d}) \mid$ bit 6 |
| FD CB $d$ FE | SET 7,(IY+d) | $(\mathrm{IY}+\mathrm{d})=(\mathrm{IY}+d) \mid$ bit 7 |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Sets bit $b$ (any of the bits $0,1,2,3,4,5,6$, or 7 ) of the byte whose address is:

- the sum of the data in IX and a displacement $d$, or
- the sum of the data in IY and a displacement $d$.


## SETSYSP mn

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| ED B1 $n \mathrm{~m}$ | SETSYSP $m n$ | $\mathrm{SU}=\{\mathrm{SU}[1: 0], \mathrm{SU}[7: 2]\}$ |
|  |  | $\mathrm{tmp}_{\text {low }}=(\mathrm{SP})$ |
|  |  | $\mathrm{tmp}_{\text {high }}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{SP}=\mathrm{SP}+2$ |
|  |  | if $\{\mathrm{tmp}!=\mathrm{mn}\}$ |
|  |  | System Violation |
|  |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

This instruction is used to handle user mode interrupts in system/user mode. It sets the current processor mode to the previous processor mode by rotating two places to the right the bits of SU . Bits 1 and 0 are moved to bit positions 7 and 6 respectively. The System/User Mode Register, SU , is an 8 -bit register that forms a stack of the current processor mode and the previous 3 modes.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## SETUSR

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 6F | SETUSR | $\mathrm{SU}=\{\mathrm{SU}[5: 0], 0 \mathrm{x} 01\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  | IOI/IOE |  |  |  |  |  |  |
| s | z | L/v | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

The System/User Mode Register, SU, is an 8-bit register that forms a stack of the current processor mode and the previous 3 modes. SETUSR shifts the contents of SU 2 bits to the left, then sets bit 1 to 0 and bit 0 to 1 , signifying user mode.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## SETUSRP mn

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| ED B5 $n m$ | SETUSRP $m n$ | SU $=\{\mathrm{SU}[7: 2], 01\}$ |
|  |  | $(\mathrm{SP}-1)=m$ |
|  |  | $(\mathrm{SP}-2)=n$ |
|  |  | $\mathrm{SP}=\mathrm{SP}-2$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 15 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 16 | 14 | 12 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/V | C | F | R | SP | S | D |
| - | - | - | - |  |  |  |  |  |

## Description

Sets the current processor mode by setting SU bit 1 to zero and bit 0 to one.
The System/User Mode Register, SU, is an 8-bit register that forms a stack of the current processor mode and the previous 3 modes.
This instruction is used to handle user mode interrupts in system/user mode.
This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## SJP label

## Description

This pseudo instruction resolves to one of the following:

- 8 -bit relative jump (see JR label)
- 16-bit absolute jump (see JP mn)
- 20-bit absolute jump (see LJP $\mathrm{x}, \mathrm{mn}$ )

If "label" has not yet been resolved, the assembler inserts nops into the code to allow for the longest possible jump instruction.

For compatibility with future revisions of the compiler, the "sjp" instruction should not be used if the number of bytes in the binary code must stay constant across compilers.

SLA bb, BCDE
SLA bb, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SLA bb,BCDE | $\mathbf{B C D E}=\{\mathbf{B C D E}[\mathbf{3 0 , 0 ]}, \mathbf{0}\}$ <br> $\mathbf{C F}=\mathbf{B}[7]$ <br> bb $=\mathbf{b b}-\mathbf{1}$ <br> repeat while $b b!=\mathbf{0}$ |
| DD 88 | SLA 1,BCDE | repeat the operation 1 time |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Arithmetically shifts to the left the bits of BCDE or JKHL. Bits 0 through 30 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 31 is shifted to the C flag. Bit 0 is reset.

Figure 18: The bit logic of the SLA instruction.


The operation happens $b b$ number of times, which can be 1,2 or 4 .

```
SLA r
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| $-—$ | SLA $r$ | $r=\{r[6,0], 0\} ; \mathrm{CF}=r[7]$ |
| CB 27 | SLA A | $\mathrm{A}=\{\mathrm{A}[6,0], 0\} ; \mathrm{CF}=\mathrm{A}[7]$ |
| CB 20 | SLA B | $\mathrm{B}=\{\mathrm{B}[6,0], 0\} ; \mathrm{CF}=\mathrm{B}[7]$ |
| CB 21 | SLA C | $\mathrm{C}=\{\mathrm{C}[6,0], 0\} ; \mathrm{CF}=\mathrm{C}[7]$ |
| CB 22 | SLA D | $\mathrm{D}=\{\mathrm{D}[6,0], 0\} ; \mathrm{CF}=\mathrm{D}[7]$ |
| CB 23 | SLA E | $\mathrm{E}=\{\mathrm{E}[6,0], 0\} ; \mathrm{CF}=\mathrm{E}[7]$ |
| CB 24 | SLA H | $\mathrm{H}=\{\mathrm{H}[6,0], 0\} ; \mathrm{CF}=\mathrm{H}[7]$ |
| CB 25 | SLA L | $\mathrm{L}=\{\mathrm{L}[6,0], 0\} ; \mathrm{CF}=\mathrm{L}[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Arithmetically shifts to the left the bits of the data in register $r$ (any of A, B, C, D, E, H, or L). Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the C flag. Bit 0 is reset. See the figure below.

Figure 19: The bit logic of the SLA instruction.


SLA (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 26 | SLA $(\mathrm{HL})$ | $(\mathrm{HL})=\{(\mathrm{HL})[6,0], 0\}$ <br>  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Arithmetically shifts to the left the bits of the data whose address is HL.
Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1 , etc.). Bit 7 is shifted to the C flag. Bit 0 is reset. See Figure 19 for an illustration.

SLA (IX+d)
SLA (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| $\mathrm{DD} \mathrm{CB} d 26$ | $\mathrm{SLA}(\mathrm{IX}+d)$ | $(\mathrm{IX}+d)=\{(\mathrm{IX}+d)[6,0], 0\}$ <br> $\mathrm{CF}=(\mathrm{IX}+d)[7]$ |
| FD CB $d 26$ | $\mathrm{SLA}(\mathrm{IY}+d)$ | $(\mathrm{IY}+d)=\{(\mathrm{IY}+d)[6,0], 0\}$ <br> $\mathrm{CF}=(\mathrm{IY}+d)[7]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Arithmetically shifts to the left the bits of the data whose address is

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

Bits 0 through 6 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). Bit 7 is shifted to the C flag. Bit 0 is reset. See Figure 19 for an illustration.

SLL bb,BCDE
SLL bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | SLL bb,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{\mathrm{BCDE}[30,0], 0\} \\ & \mathrm{CF}=\mathrm{B}[7] \\ & \mathrm{bb}=\mathrm{bb}-\mathbf{1} \\ & \text { repeat while } b b \quad!=\mathbf{0} \end{aligned}$ |
| DD A8 | SLL 1,BCDE | the operation happens 1 time |
| DD A9 | SLL 2,BCDE | the operation happens 2 times |
| DD AB | SLL 4,BCDE | the operation happens 4 times |
| - | SLL bb, JKHL | $\begin{aligned} & \text { JKHL }=\{\text { JKHL }[30,0], 0\} \\ & \text { CF }=\text { J[7] } \\ & \text { bb }=\text { bb }-\mathbf{1} \\ & \text { repeat while bb }!=\mathbf{0} \end{aligned}$ |
| FD A8 | SLL 1,JKHL | the operation happens 1 time |
| FD A9 | SLL 2,JKHL | the operation happens 2 times |
| FD AB | SLL 4,JKHL | the operation happens 4 times |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Shifts to the left the bits of the data in register BCDE or JKHL. Bits 0 through 30 are each shifted to the next highest-order bit position (bit 0 moves to bit 1, etc.). The highest-order bit (bit 31 of BCDE or JKHL) is shifted to the C flag. Bit 0 is reset. See the figure below.

Figure 20: The bit logic of the SLL instruction


The operation happens $b b$ number of times, which can be 1,2 or 4 .

SRA bb,BCDE
SRA bb, JKHL

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SRA bb,BCDE | $\mathbf{B C D E}=\{\mathbf{B}[7], \mathbf{B C D E}[\mathbf{3 1 , 1}]\}$ <br> $\mathbf{C F}=\mathbf{E}[\mathbf{0}]$ <br> $\mathbf{b b}=\mathbf{b b} \mathbf{- 1}$ <br> repeat while bb $!=\mathbf{0}$ |
| DD 98 | SRA 1,BCDE | repeat the operation 1 time |
| DD 99 | SRA 2,BCDE | repeat the operation 2 times |
| DD 9B | SRA 4,BCDE | repeat the operation 4 times |
| - | SRA bb,JKHL | $\mathbf{J K H L}=\{\mathbf{J}[7], \mathbf{J K H L}[\mathbf{3 1 , 1}]\}$ <br> $\mathbf{C F}=\mathbf{L}[\mathbf{0}]$ <br> $\mathbf{b b}=\mathbf{b b}-\mathbf{1}$ <br> repeat while bb $!=\mathbf{0}$ |
| FD 98 | SRA 1,JKHL | repeat the operation 1 time |
| FD 99 | SRA 2,JKHL | repeat the operation 2 times |
| FD 9B | SRA 4,JKHL | repeat the operation 4 times |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Arithmetically shifts to the right the bits of the data in register BCDE or JKHL. Bits 1 through 31 are each shifted to the next lowest-order bit position. The highest-order bit of BCDE or JKHL is shifted into itself and the lowest-order bit is shifted to the C flag. See the figure below.

Figure 21: The bit logic of the SRA instruction.


The instruction repeats the number of times specified by bb, which can be 1,2 or 4 .

```
SRA \(r\)
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SRA $r$ | $r=\{r[7], r[7,1]\} ; \mathrm{CF}=r[0]$ |
| CB 2F | SRA A | $\mathrm{A}=\{\mathrm{A}[7], \mathrm{A}[7,1]\} ; \mathrm{CF}=\mathrm{A}[0]$ |
| CB 28 | SRA B | $\mathrm{B}=\{\mathrm{B}[7], \mathrm{B}[7,1]\} ; \mathrm{CF}=\mathrm{B}[0]$ |
| CB 29 | SRA C | $\mathrm{C}=\{\mathrm{C}[7], \mathrm{C}[7,1]\} ; \mathrm{CF}=\mathrm{C}[0]$ |
| CB 2A | SRA D | $\mathrm{D}=\{\mathrm{D}[7], \mathrm{D}[7,1]\} ; \mathrm{CF}=\mathrm{D}[0]$ |
| CB 2B | SRA E | $\mathrm{E}=\{\mathrm{E}[7], \mathrm{E}[7,1]\} ; \mathrm{CF}=\mathrm{E}[0]$ |
| CB 2C | SRA H | $\mathrm{H}=\{\mathrm{H}[7], \mathrm{H}[7,1]\} ; \mathrm{CF}=\mathrm{H}[0]$ |
| CB 2D | SRA L | $\mathrm{L}=\{\mathrm{L}[7], \mathrm{L}[7,1]\} ; \mathrm{CF}=\mathrm{L}[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Arithmetically shifts to the right the bits in $r$ (any of the registers A, B, C, D, E, H, or L). Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6 , etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the C flag. See the figure below.

Figure 22: The bit logic of the SRA instruction.


```
SRA (HL)
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 2E | SRA $(\mathrm{HL})$ | $(\mathrm{HL})=\{(\mathrm{HL})[7],(\mathrm{HL})[7,1]\}$ <br> $\mathrm{CF}=(\mathrm{HL})[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Arithmetically shifts to the right the bits in the data whose address is HL.
Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6, etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the C flag. See Figure 22 for an illustration.

SRA (IX+d)
SRA (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CB $d 2 \mathrm{E}$ | SRA $(\mathrm{IX}+d)$ | $\begin{array}{l}(\mathrm{IX}+d)=\{(\mathrm{IX}+d)[7],(\mathrm{IX}+d)[7, \mathrm{I}]\} \\ \\ \end{array}$ |
| FF $=(\mathrm{IX}+d)[0]$ |  |  |$]$| $(\mathrm{IY}+d)=\{(\mathrm{IY}+d)[7],(\mathrm{IY}+d)[7,1]\}$ |
| :--- |
| $\mathrm{CF}=(\mathrm{IY}+d)[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |

## Description

Arithmetically shifts to the right the bits in the data whose address is:

- the sum of IX and the 8-bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

Bits 7 through 1 are shifted to the next lowest-order bit position (bit 7 is shifted to bit 6 , etc.). Bit 7 is also copied to itself. Bit 0 is shifted to the C flag. See Figure 22 for an illustration.

SRL bb, BCDE
SRL bb, JKHL

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | SRL bb,BCDE | $\begin{aligned} & \mathrm{BCDE}=\{0, \mathrm{BCDE}[31,1]\} \\ & \mathrm{CF}=\mathrm{E}[0] \\ & \mathrm{bb}=\mathbf{b b}-1 \\ & \text { repeat while bb }!=\mathbf{0} \end{aligned}$ |
| DD B8 | SRL 1,BCDE | repeat the operation 1 time |
| DD B9 | SRL 2,BCDE | repeat the operation 2 times |
| DD BB | SRL 4,BCDE | repeat the operation 4 times |
| - | SRL bb,JKHL | $\begin{aligned} & \mathrm{JKHL}=\{0, \mathrm{JKHL}[31,1]\} \\ & \mathrm{CF}=\mathrm{L}[0] \\ & \mathrm{bb}=\mathrm{bb}-\mathbf{1} \\ & \text { repeat while bb }!=\mathbf{0} \end{aligned}$ |
| FD B8 | SRL 1,JKHL | repeat the operation 1 time |
| FD B9 | SRL 2,JKHL | repeat the operation 2 times |
| FD BB | SRL 4,JKHL | repeat the operation 4 times |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

Shifts to the right the bits of the data in register BCDE or JKHL. Bits 1 through 31 are each shifted to the next lowest-order bit position (bit 31 moves to bit 30 , etc.). The lowest-order bit (bit 0 of E or L ) is shifted to the C flag.

Figure 23: The bit logic of the SRL instruction.


The instruction repeats $b b$ number of times, which can be 1,2 or 4 .

## SRL r

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SRL $r$ | $r=\{\mathbf{0}, \boldsymbol{r}[7, \mathbf{1}]\} ; \mathrm{CF}=r[\mathbf{0}]$ |
| CB 3F | SRL A | $\mathrm{A}=\{0, \mathrm{~A}[7,1]\} ; \mathrm{CF}=\mathrm{A}[0]$ |
| CB 38 | SRL B | $\mathrm{B}=\{0, \mathrm{~B}[7,1]\} ; \mathrm{CF}=\mathrm{B}[0]$ |
| CB 39 | SRL C | $\mathrm{C}=\{0, \mathrm{C}[7,1]\} ; \mathrm{CF}=\mathrm{C}[0]$ |
| CB 3A | SRL D | $\mathrm{D}=\{0, \mathrm{D}[7,1]\} ; \mathrm{CF}=\mathrm{D}[0]$ |
| CB 3B | SRL E | $\mathrm{E}=\{0, \mathrm{E}[7,1]\} ; \mathrm{CF}=\mathrm{E}[0]$ |
| CB 3C | SRL H | $\mathrm{H}=\{0, \mathrm{H}[7,1]\} ; \mathrm{CF}=\mathrm{H}[0]$ |
| CB 3D | SRL L | $\mathrm{L}=\{0, \mathrm{~L}[7,1]\} ; \mathrm{CF}=\mathrm{L}[0]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Shifts to the right the bits in $r$ (any of the registers A, B, C, D, E, H, or L). Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shifts to the C flag. Bit 7 is reset. See the figure below.

Figure 24: The bit logic of the SRL instruction.


SRL (HL)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| CB 3E | SRL (HL) | $(\mathrm{HL})=\{0,(\mathrm{HL})[7,1]\}$ <br>  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 10 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Shifts to the right the bits of the data whose address is HL.
Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6 , etc.) Bit 0 shifts to the C flag. Bit 7 is reset. See Figure 24 for an illustration.

SRL (IX+d)
SRL (IY+d)

| Opcode | Instruction | Operation |
| :---: | :--- | :--- |
| DD CB $d 3 \mathrm{E}$ | SRL $(\mathrm{IX}+d)$ | $(\mathrm{IX}+d)=\{0,(\mathrm{IX}+d)[7,1]\}$ <br>  |
| FF $=(\mathrm{IX}+d)[0]$ |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 13 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 14 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | $\bullet$ | $\bullet$ |  |  | $\bullet$ | $\bullet$ |  |  |  |

## Description

Shifts to the right the bits of the data whose address is

- the sum of IX and the 8-bit signed displacement $d$, or
- the sum of IY and the 8 -bit signed displacement $d$.

Each bit is shifted to the next lowest-order bit position (Bit 7 shifts to bit 6, etc.) Bit 0 shifts to the C flag. Bit 7 is reset. See Figure 24 for an illustration.

## SUB HL,DE

SUB HL, JK

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 55 | SUB HL,DE | HL $=$ HL - DE |
| 45 | SUB HL,JK | HL $=$ HL - JK |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/v | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Subtracts from the data in HL the data in DE or JK. The result is stored in HL.

## SUB JKHL, BCDE

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| ED D6 | SUB JKHL,BCDE | JKHL $=$ JKHL - BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| - | - | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |

## Description

Subtracts from the data in JKHL the data in BCDE. The result is stored in JKHL.

Subtraction
SUB $n$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| D6 $n$ | SUB $n$ | $\mathrm{~A}=\mathrm{A}-\mathrm{n}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  | ALTD |  |  | IOIIIOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | c | F | R | SP | s | D |
| - | - | v | - | - | - |  |  |  |

## Description

Subtracts the 8 -bit constant $n$ from A. The result is stored in A.
The Rabbit 4000/5000 assemblers view "SUB A,n" and "SUB n" as equivalent instructions.

```
SUB r
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SUB $r$ | $\mathrm{~A}=\mathrm{A}-\boldsymbol{r}$ |
| 97 | SUB A | $\mathrm{A}=\mathrm{A}-\mathrm{A}$ |
| 90 | SUB B | $\mathrm{A}=\mathrm{A}-\mathrm{B}$ |
| 91 | SUB C | $\mathrm{A}=\mathrm{A}-\mathrm{C}$ |
| 92 | SUB D | $\mathrm{A}=\mathrm{A}-\mathrm{D}$ |
| 93 | SUB E | $\mathrm{A}=\mathrm{A}-\mathrm{E}$ |
| 94 | SUB H | $\mathrm{A}=\mathrm{A}-\mathrm{H}$ |
| 95 | SUB L | $\mathrm{A}=\mathrm{A}-\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Subtracts $r$ (any of the registers A, B, C, D, E, H, or L) from A. The result is stored in A.

## SUB $r$

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| - | SUB $r$ | $\mathrm{~A}=\mathrm{A}-\boldsymbol{r}$ |
| 7F 97 | SUB A | $\mathrm{A}=\mathrm{A}-\mathrm{A}$ |
| 7F 90 | SUB B | $\mathrm{A}=\mathrm{A}-\mathrm{B}$ |
| 7F 91 | SUB C | $\mathrm{A}=\mathrm{A}-\mathrm{C}$ |
| 7F 92 | SUB D | $\mathrm{A}=\mathrm{A}-\mathrm{D}$ |
| 7F 93 | SUB E | $\mathrm{A}=\mathrm{A}-\mathrm{E}$ |
| 7F 94 | SUB H | $\mathrm{A}=\mathrm{A}-\mathrm{H}$ |
| 7F 95 | SUB L | $\mathrm{A}=\mathrm{A}-\mathrm{L}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  |  |  |  |

## Description

Subtracts $r$ (any of the registers A, B, C, D, E, H, or L) from A. The result is stored in A. The Rabbit 4000/ 5000 assemblers view "SUB A,r" and "SUB r" as equivalent instructions.

The opcodes for these instructions are different than the same instructions in the Rabbit 2000, 3000 and 3000A.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 96 | SUB $(\mathrm{HL})$ | $\mathrm{A}=\mathrm{A}-(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit $2000 / 3000$ | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

Subtracts the data whose address is in HL from A.The result is stored in A.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7F 96 | SUB $(\mathrm{HL})$ | $\mathrm{A}=\mathrm{A}-(\mathrm{HL})$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 5 | 5 | 5 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Subtracts the data whose address is in HL from A.The result is stored in A.
The Rabbit 4000/5000 assemblers view "SUB A,(HL)" and "SUB (HL)" as equivalent instructions.

SUB (IX+d)
SUB (IY+d)

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| DD 96 $d$ | SUB $($ IX $+d)$ | $\mathrm{A}=\mathrm{A}-(\mathrm{IX}+d)$ |
| FD $96 d$ | SUB $(\mathrm{IY}+d)$ | $\mathrm{A}=\mathrm{A}-(\mathrm{IY}+d)$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | V | $\bullet$ | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Subtracts the data whose address is:

- the sum of IX and the 8-bit signed displacement $d$, or
- the sum of IY and $d$.
from A . The result is stored in A .
The Rabbit 4000/5000 assemblers view "SUB A,(IX+d)" and "SUB (IX+d)" as equivalent instructions.The same is true for "SUB A,(IY+d)" and "SUB (IY+d)."


## SURES

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| ED 7D | SURES | $\mathrm{SU}=\{\mathrm{SU}[1: 0], \mathrm{SU}[7: 2]\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s | z | L/V | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

"Pops" the current mode off the SU register, returning the processor mode to the previous mode by rotating SU two bits to the right.

This is a chained-atomic instruction, meaning that an interrupt cannot take place between this instruction and the instruction following it.

## SYSCALL

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| ED 75 | SYSCALL | $\mathrm{SP}=\mathrm{SP}-2 ; \mathrm{PC}=\{\mathrm{R}, 0 \mathrm{x} 60\}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 10 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 13 | 13 | 11 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |  |

## Description

Pushes PC on the stack and then resets the PC to the interrupt vector address represented by IIR:0x60, where IIR is the address of the interrupt table and $0 \times 60$ is the offset into the table. The address of the vector table can be read and set by the instructions LD A,IIR and LD IIR,A respectively, where A is the upper nibble of the 16 -bit vector table address. The vector table is always on a 100 h boundary.
SYSCALL is essentially a new RST opcode, added to allow access to system space without using one of the existing RST opcodes. It will put the processor into System mode and execute code in the corresponding interrupt-vector table entry.

## SYSRET

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 83 | SYSRET | $\mathrm{SU}=(\mathrm{SP})$ |
|  |  | $\mathrm{PC}_{\text {low }}=(\mathrm{SP}+1)$ |
|  |  | $\mathrm{PC}_{\mathrm{high}}=(\mathrm{SP}+2)$ |
|  |  | $\mathrm{SP}=\mathrm{SP}+3$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 12 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 12 | 12 | 10 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |
| - | - | - | - |  |  |  |  |  |  |  |  |

## Description

Return and restore SU stack.

TEST HL

| Opcode | Instruction | Operation |  |
| :--- | :--- | :--- | :--- |
| 4 C | TEST HL | HL $\mid 0$ |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ |  |  |  |  |

## Description

Test HL for zero by performing a bitwise OR of HL and zero.

## TEST

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED 4C | TEST BC | BC $\mid 0$ |
| DD 5C | TEST BCDE | BCDE $\mid 0$ |
| DD 4C | TEST IX | IX $\mid 0$ |
| FD 4C | TEST IY | IY $\mid 0$ |
| FD 5C | TEST JKHL | JKHL $\mid 0$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

These instructions test registers for zero by performing a bitwise OR of the register and zero.

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED C0 | UMA | $\left\{\mathrm{CF}: \mathrm{DE}^{\prime}:(\mathrm{HL})\right\}=$ |
|  |  | $(\mathrm{IX})+\left[(\mathrm{IY})^{*} \mathrm{DE}+\mathrm{DE}+\mathrm{CF}\right]$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1 ; \mathrm{IX}=\mathrm{IX}+1$ |
|  |  | $\mathrm{IY}=\mathrm{IY}+1 ; \mathrm{HL}=\mathrm{HL}+1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |
|  |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 3000A/4000 | $8+8 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | $8+8 \mathrm{i}$ | $8+8 \mathrm{i}$ | $6+8 \mathrm{i}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/v | C | F | R | SP | S | D |  |  |  |
| - | - | - | $\bullet$ |  |  |  |  |  |  |  |  |

## Description

Performs the following operation:

```
{CF:DE':(HL)} = (IX) + [(IY) * DE + DE' + CF];
```

where HL, IX, and IY increment after each byte, repeated BC times. This fundamental operation allows the addition or subtraction of two arbitrarily-long unsigned integers after one is scaled by a single-byte value. This operation is common in many cryptographic operations.

The above operation results in a 24 -bit value. The lowest 8 bits of this value are stored in memory at the address in HL , and the upper 16 bits are stored in the alternate register $\mathrm{DE}^{\prime}$.

Interrupts can occur between different repeats, but not within an iteration.

## UMS

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| ED C8 | UMS | $\left\{\mathrm{CF}: \mathrm{DE}^{\prime}:(\mathrm{HL})\right\}=$ |
|  |  | (IX) $-\left[(\mathrm{IY})^{*} \mathrm{DE}+\mathrm{DE}+\mathrm{CF}\right]$ |
|  |  | $\mathrm{BC}=\mathrm{BC}-1 ; \mathrm{IX}=\mathrm{IX}+1$ |
|  |  | $\mathrm{IY}=\mathrm{IY}+1 ; \mathrm{HL}=\mathrm{HL}+1$ |
|  |  | repeat while $\mathrm{BC}!=0$ |
|  |  |  |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{3 0 0 0 A} / \mathbf{4 0 0 0}$ | $8+8 \mathrm{i}$ | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit $\mathbf{5 0 0 0}$ | $8+8 \mathrm{i}$ | $8+8 \mathrm{i}$ | $6+8 \mathrm{i}$ |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |  |
| - | - | - | $\bullet$ |  |  |  |  |  |  |  |  |  |

## Description

Performs the following operation:
$\left\{C F: D E^{\prime}:(H L)\right\}=(I X)-[(I Y) * D E+D E '+C F] ;$
where HL, IX, and IY increment after each byte, repeated BC times. This fundamental operation allows the addition or subtraction of two arbitrarily-long unsigned integers after one is scaled by a single-byte value. This operation is common in many cryptographic operations.
The above operation results in a 24 -bit value. The lowest 8 bits of this value are stored in memory at the address in HL, and the upper 16 bits are stored in the alternate register $\mathrm{DE}^{\prime}$.
Interrupts can occur between different repeats, but not within an iteration.

```
XOR HL,DE
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 54 | $\mathrm{XOR} \mathrm{HL}, \mathrm{DE}$ | $\mathrm{HL}=\mathrm{HL}^{\wedge} \mathrm{DE}$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

This instruction performs an exclusive OR operation between the word in HL and the word in DE. The result is stored in HL.

## XOR JKHL, BCDE

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| ED EE | XOR JKHL,BCDE | $\mathrm{JKHL}=\mathrm{JKHL} \wedge$ BCDE |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |

## Description

This instruction performs an exclusive OR operation between the 32-bit value in JKHL and the 32-bit value in BCDE. The result is stored in JKHL.

## XOR n

| Opcode | Instruction | Operation |
| :--- | :--- | :---: |
| EE $n$ | XOR $n$ | $\mathrm{~A}=[\mathrm{A} \& \sim n] \mid[\sim \mathrm{A} \& n]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 4 | 4 | 2 |


| Flags |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ALTD |  |  |  |  |  |  |  | IOI/IOE |  |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |  |

## Description

Performs an exclusive OR operation between the byte in A and the 8 -bit constant $n$. The result is stored in A.

The Rabbit 4000/5000 assemblers view "XOR A,n" and "XOR n" as equivalent instructions.

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| —— | XOR $r$ | $\mathbf{A}=[\mathbf{A} \boldsymbol{\&} \sim r] \mid[\sim \mathbf{A} \boldsymbol{\&} \mathrm{r}]$ |
| AF | XOR A | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{~A}] \mid[\sim \mathrm{A} \& \mathrm{~A}]$ |
| A8 | XOR B | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{~B}] \mid[\sim \mathrm{A} \& \mathrm{~B}]$ |
| A9 | XOR C | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{C}] \mid[\sim \mathrm{A} \& \mathrm{C}]$ |
| AA | XOR D | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{D}] \mid[\sim \mathrm{A} \& \mathrm{D}]$ |
| AB | XOR E | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{E}] \mid[\sim \mathrm{A} \& \mathrm{E}]$ |
| AC | XOR H | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{H}] \mid[\sim \mathrm{A} \& \mathrm{H}]$ |
| AD | XOR L | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{~L}] \mid[\sim \mathrm{A} \& \mathrm{~L}]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 2 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | L/v | c | F | R | SP | S | D |
| - | - | L | 0 | - | - |  |  |  |

## Description

Performs an exclusive OR operation between the byte in A and $r$ (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

```
XOR r
```

| Opcode | Instruction | Operation |
| :---: | :---: | :---: |
| - | XOR $r$ | $\mathbf{A}=[\mathbf{A} \boldsymbol{\&} \sim r] \mid[\sim \mathbf{A} \boldsymbol{\&} r]$ |
| AF | XOR A | $\mathrm{A}=0$ |
| 7F A8 | XOR B | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{~B}] \mid[\sim \mathrm{A} \& \mathrm{~B}]$ |
| 7F A9 | XOR C | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{C}] \mid[\sim \mathrm{A} \& \mathrm{C}]$ |
| 7F AA | XOR D | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{D}] \mid[\sim \mathrm{A} \& \mathrm{D}]$ |
| 7F AB | XOR E | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{E}] \mid[\sim \mathrm{A} \& \mathrm{E}]$ |
| 7F AC | XOR H | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{H}] \mid[\sim \mathrm{A} \& \mathrm{H}]$ |
| 7F AD | XOR L | $\mathrm{A}=[\mathrm{A} \& \sim \mathrm{~L}] \mid[\sim \mathrm{A} \& \mathrm{~L}]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit $\mathbf{4 0 0 0}$ | 4 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 2 | 2 | 2 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  |  |  |

## Description

Performs an exclusive OR operation between the byte in A and r (any of the registers A, B, C, D, E, H, or L). The result is stored in A.

The Rabbit 4000/5000 assemblers view "XOR A,r" and "XOR r" as equivalent instructions.

| Opcode | Instruction | Operation |
| :--- | :---: | :---: |
| AE | $\mathrm{XOR}(\mathrm{HL})$ | $\mathrm{A}=[\mathrm{A} \& \sim(\mathrm{HL})] \mid[\sim \mathrm{A} \&(\mathrm{HL})]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :---: | :---: | :---: | :---: |
| Rabbit 2000/3000 | 5 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |


| Flags |  |  |  | ALTD |  | IOI/IOE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | z | $\mathrm{L} / \mathrm{V}$ | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

Performs an exclusive OR operation between A and the data whose address is in HL. The result is stored in A.

## Example

If HL contains $0 \times 4000$ and the memory location $0 \times 4000$ contains the byte 10010101 and A contains the byte 01010011 then the execution of the instruction

XOR (HL)
would result in the byte in A becoming 11000110.

```
XOR (HL)
```

| Opcode | Instruction | Operation |
| :--- | :--- | :--- |
| 7 F AE | XOR $(\mathrm{HL})$ | $\mathrm{A}=[\mathrm{A} \& \sim(\mathrm{HL})] \mid[\sim \mathrm{A} \&(\mathrm{HL})]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 4000 | 7 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 7 | 7 | 5 |


| Flags |  |  |  |  |  |  | ALTD |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IOI/IOE |  |  |  |  |  |  |  |  |
| S | Z | L/V | C | F | R | SP | S | D |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |

## Description

Performs an exclusive OR operation between A and the data whose address is in HL. The result is stored in A.

The Rabbit 4000/5000 assemblers view "XOR A,(HL)" and "XOR (HL)" as equivalent instructions.
The opcode for this instruction is different than the same instruction in the Rabbit 2000, 3000 and 3000A.

## Example

If HL contains $0 x 4000$ and the memory location $0 \times 4000$ contains the byte 10010101 and A contains the byte 01010011 then the execution of the instruction

```
XOR (HL)
```

would result in the byte in A becoming 11000110.

XOR (IX+d)
XOR (IY+d)

| Opcode | Instruction | Operation |
| ---: | ---: | :--- |
| DD AE $d$ | XOR (IX+d) | $\mathrm{A}=[\mathrm{A} \& \sim(\mathrm{IX}+\mathrm{d})]$ <br> $[\sim \mathrm{A} \&(\mathrm{IX}+\mathrm{d})]$ |
| FD AE $d$ | XOR $(\mathrm{IY}+d)$ | $\mathrm{A}=[\mathrm{A} \& \sim(\mathrm{IY}+\mathrm{d})] \mid$ <br> $[\sim \mathrm{A} \&(\mathrm{IY}+\mathrm{d})]$ |


| Clocks | 8-Bit Access | 16-Bit <br> Unaligned | 16-Bit <br> Aligned |
| :--- | :---: | :---: | :---: |
| Rabbit 2000/3000/4000 | 9 | $\mathrm{n} / \mathrm{a}$ | $\mathrm{n} / \mathrm{a}$ |
| Rabbit 5000 | 10 | 9 | 8 |


| Flags |  |  |  |  |  |  |  | ALTD |  | IOI/IOE |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Z | L/V | C | F | R | SP | S | D |  |  |  |
| $\bullet$ | $\bullet$ | L | 0 | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |  |

## Description

Performs an exclusive OR operation between A and the data whose address is:

- the sum of IX and the 8 -bit signed displacement $d$, or
- the sum of IY and $d$

The result is stored in A.
The Rabbit 4000/5000 assemblers view "XOR A,(IX+d)" and "XOR (IX+d)" as equivalent instructions. The same is true for "XOR A,(IY+d)" and "XOR (IY+d)."

## Example

If the sum of IX and $d$ is $0 \times 4000$ and the memory location $0 \times 4000$ contains the byte 10010101 and A contains the byte 01010011 then the execution of the instruction

XOR (IX+d)
would result in the byte in A becoming 11000110.

## Chapter 4. Quick Reference Guide

This chapter contains an abbreviated description of each Rabbit instruction. The instruction nmemonics are listed alphabetically, each one linking to its full description. For instructions with identical nmemonics, the first entry is the information for the Rabbit 2000 and Rabbit 3000 instruction; the second entry is the Rabbit 4000 instruction.

## Key

- Instruction: The mnemonic syntax of the instruction.
- Opcode: The binary bytes that represent the instruction.
- Clock cycles: The number of clock cycles that the instruction takes to complete. The numbers in parenthesis are a breakdown of the total clocks. For more information, please see Table 1 on page 1.
- A: How the ALTD prefix affects the instruction. For more information, please see Table 3 on page 2.
- I: How the IOI or IOE prefixes affect the instruction. For more information, please see Table 4 on page 2. A "b" in this column indicates that the prefix applies to both source and destination.
- S; Z; LV; C: These columns denote how the instruction affects the flags. For more information, please see Table 2 on page 2.
- Operation: A symbolic representation of the operation performed.

| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC A,(HL) | 8 E |  |  |  |  |  | $f r$ | s | * | * | V | * | $A=A+(H L)+C F$ |
| ADC A,(HL) | 7F | 8 E |  |  |  |  | fr | s | * | * | v | * | $A=A+(H L)+C F$ |
| ADC A, $1 \mathrm{X}+\mathrm{d}$ ) | DD | 8 E | ----d--- |  |  |  | fr | s | * | * | v | * | $A=A+(I X+d)+C F$ |
| ADC A, $(1 Y+d)$ | FD | 8E | ----d--- |  |  |  | $f r$ | s | * | * | V | * | $A=A+(I Y+d)+C F$ |
| ADC A,n | CE | ------- |  |  |  |  | fr |  | * | * | V | * | $\mathrm{A}=\mathrm{A}+\mathrm{n}+\mathrm{CF}$ |
| ADC A,r | 10001-r- |  |  |  |  |  | fr |  | * | * | V | * | $A=A+r+C F$ |
| ADC A,r | 7F | 10001-r- |  |  |  |  | fr |  | * | * | V | * | $A=A+r+C F$ |
| ADC HL,ss | ED | 01ss1010 |  |  |  |  | fr |  | * | * | V | * | $\mathrm{HL}=\mathrm{HL}+\mathrm{ss}+\mathrm{CF}$ |
| ADD A,(HL) | 86 |  |  |  |  |  | fr | s | * | * | V | * | $A=A+(H L)$ |
| ADD A,(HL) | 7F | 86 |  |  |  |  | fr | s | * | * | V | * | $A=A+(H L)$ |
| ADD A, (IX+d) | DD | 86 | ------- |  |  |  | $f r$ | s | * | * | V | * | $A=A+(I X+d)$ |
| ADD A, (IY+d) | FD | 86 | ----d--- |  |  |  | $f r$ | s | * | * | V | * | $A=A+(I Y+d)$ |
| ADD A,n | C6 | ------- |  |  |  |  | fr |  | * | * | V | * | $A=A+n$ |
| ADD A,r | 10000-r- |  |  |  |  |  | $f r$ |  | * | * | V | * | $A=A+r$ |
| ADD A,r | 7F | 10000-r- |  |  |  |  | fr |  | * | * | V | * | $A=A+r$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD HL,ss | 00ss1001 |  |  |  |  |  | $f r$ |  | - | - | - | * | $H L=H L+s s$ |
| ADD IX,xx | DD | 00xx1001 |  |  |  |  |  |  | - | - | - | * | $I X=I X+x X$ |
| ADD IY,yy | FD | 00yy1001 |  |  |  |  |  |  | - | - | - | * | $I Y=I Y+y y$ |
| ADD SP,d | 27 | ----d--- |  |  |  |  |  |  | - | - | - | * | $S P=S P+d$ |
| ADD HL,JK | 65 |  |  |  |  |  | fr |  | - | - | - | * | $H L=H L+J K$ |
| ADD JKHL,BCDE | ED | C6 |  |  |  |  | fr |  | - | - | - | * | $J K H L=J K H L+B C D E$ |
| ALTD | 76 |  |  |  |  |  |  |  | - | - | - | - | alternate register destination for next instruction |
| AND (HL) | A6 |  |  |  |  |  | fr | s | * | * | P | 0 | $A=A \&(H L)$ |
| AND (HL) | 7F | A6 |  |  |  |  | $f r$ | s | * | * | P | 0 | $A=A \&(H L)$ |
| AND (IX+d) | DD | A6 | ------- |  |  |  | fr | s | * | * | P | 0 | $A=A \&(I X+d)$ |
| AND (IY+d) | FD | A6 | ----d--- |  |  |  | $f r$ | s | * | * | P | 0 | $\mathrm{A}=\mathrm{A}$ \& ( $(\mathrm{Y}+\mathrm{d})$ |
| AND HL,DE | DC |  |  |  |  |  | $f r$ |  | * | * | P | 0 | $H L=H L \& D E$ |
| AND IX,DE | DD | DC |  |  |  |  |  |  | * | * | P | 0 | $I X=I X \& D E$ |
| AND IY,DE | FD | DC |  |  |  |  |  |  | * | * | P | 0 | $I Y=I Y \& D E$ |
| AND JKHL,BCDE | ED | E6 |  |  |  |  | $f r$ |  | * | * | P | 0 | JKHL $=$ JKHL \& BCDE |
| AND n | E6 | ------- |  |  |  |  | fr |  | * | * | P | 0 |  |
| AND r | 10100-r- |  |  |  |  |  | $f r$ |  | * | * | P | 0 | $A=A \& r$ |
| AND r | 7F | 10100-r- |  |  |  |  | fr |  | * | * | P | 0 | $A=A \& r$ |
| BIT b, (HL) | CB | 01-b-110 |  |  |  |  | fr | s | - | * | - | - | (HL) \& bit |
| BIT b, (IX+d) | DD | CB | ------- | 01-b-110 |  |  |  | s | - | * | - | - | (IX+d) \& bit |
| BIT b, (IY+d) | FD | CB | ----d--- | 01-b-110 |  |  |  | s | - | * | - | - | $(1 Y+d) \&$ bit |
| BIT b,r | CB | 01-b--r- |  |  |  |  | fr |  | - | * | - | - | $r$ \& bit |
| BOOL HL | CC |  |  |  |  |  | $f r$ |  | * | * | 0 | 0 | if ( HL ! $=0$ ) $\mathrm{HL}=1$ |
| BOOL IX | DD | CC |  |  |  |  |  |  | * | * | 0 | 0 | if (IX ! $=0$ ) $\mathrm{IX}=1$ |
| BOOL IY | FD | CC |  |  |  |  |  |  | * | * | 0 | 0 | if (IY ! = 0) IY = 1 |
| CALL mn | CD | ----n--- | ----m--- |  |  |  |  |  | - | - | - | - | $\begin{aligned} &(\mathrm{SP}-1)= \mathrm{PCH} ;(\mathrm{SP}-2)=\mathrm{PCL} ; \mathrm{PC}= \\ & \mathrm{mn} ; \mathrm{SP}=\mathrm{SP}-2 \end{aligned}$ |
| CALL (HL) | ED | EA |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{PCH} ;(\mathrm{SP}-2)=\mathrm{PCL} ; \mathrm{PC}= \\ \mathrm{HL} ; \mathrm{SP}=\mathrm{SP}-2 \end{gathered}$ |
| CALL (IX) | DD | EA |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{PCH} ;(\mathrm{SP}-2)=\mathrm{PCL} ; \mathrm{PC}=\mathrm{IX} ; \\ \mathrm{SP}=\mathrm{SP}-2 \end{gathered}$ |
| CALL (IY) | FD | EA |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (S P-1)=P C H ;(S P-2)=P C L ; P C=I Y ; \\ S P=S P-2 \end{gathered}$ |
| CBM n | ED | 00 | ----n--- |  |  |  |  | d | - | - | - | - | tmp $=[(\mathrm{HL}) \& \sim \mathrm{n}]$ \| [a \& n]; (HL) = tmp; <br> (DE) $=\operatorname{tmp}$ (only (DE) affected by IOI <br> or IOE) |
| CCF | 3F |  |  |  |  |  | f |  | - | - | - | * | $C \mathrm{~F}=\sim \mathrm{CF}$ |
| CLR HL | BF |  |  |  |  |  | r |  | - | - | - | - | $H L=0$ |
| CONVC pp | ED | 00pp1110 |  |  |  |  |  |  | - | - | - | - | convert pp to physical code address |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVD pp | ED | 00pp1111 |  |  |  |  |  |  | - | - | - | - | convert pp to physical data address |
| COPY | ED | 80 |  |  |  |  |  |  | - | - | * | - | $\begin{gathered} (P Y)=(P X) ; B C=B C-1 ; P Y=P Y+1 ; \\ P X=P X+1 ; \text { repeat while }\{B C!=0\} \end{gathered}$ |
| COPYR | ED | 88 |  |  |  |  |  |  | - | - | * | - | $\begin{aligned} & (\mathrm{PY})=(\mathrm{PX}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{PY}=\mathrm{PY}-1 ; \\ & \mathrm{PX}=\mathrm{PX}-1 ; \text { repeat while }\{B C!=0\} \end{aligned}$ |
| CP (HL) | BE |  |  |  |  |  | f | s | * | * | V | * | A - (HL) |
| CP (HL) | 7F | BE |  |  |  |  | f | s | * | * | v | * | A - (HL) |
| CP HL, d | 48 | ----d--- |  |  |  |  | f |  | * | * | v | * | HL - d (d sign-extened to 16 bits) |
| CP HL, DE | ED | 48 |  |  |  |  | f |  | * | * | v | * | HL - DE |
| CP (IX+d) | DD | BE | ----d--- |  |  |  | f | s | * | * | v | * | A - ( $\mathrm{IX}+\mathrm{d}$ ) |
| CP ( $1 Y+d$ ) | FD | BE | ----d--- |  |  |  | f | s | * | * | V | * | A - ( $\mathrm{I}+\mathrm{d}$ ) |
| CP JKHL,BCDE | ED | 58 |  |  |  |  | f |  | * | * | V | * | JKHL - BCDE |
| CP n | FE | ----n--- |  |  |  |  | f |  | * | * | V | * | A - n |
| CP r | 10111-r- |  |  |  |  |  | f |  | * | * | V | * | A - r |
| CP r | 7F | 10111-r- |  |  |  |  | f |  | * | * | V | * | A - r |
| CPL | 2 F |  |  |  |  |  | r |  | - | - | - | - | $\mathrm{A}=\sim \mathrm{A}$ |
| DEC (HL) | 35 |  |  |  |  |  | f | b | * | * | V | * | $(\mathrm{HL})=(\mathrm{HL})-1$ |
| DEC (IX+d) | DD | 35 | ----d--- |  |  |  | f | b | * | * | V | * | $(\mathrm{IX}+\mathrm{d})=(\mathrm{IX}+\mathrm{d})-1$ |
| DEC ( $1 \mathrm{Y}+\mathrm{d}$ ) | FD | 35 | ------- |  |  |  | f | b | * | * | V | * | $(\mathrm{I}+\mathrm{d})=(\mathrm{I}+\mathrm{d})-1$ |
| DEC IX | DD | 2B |  |  |  |  |  |  | - | - | - | - | $\mathrm{IX}=\mathrm{IX}-1$ |
| DEC IY | FD | 2B |  |  |  |  |  |  | - | - | - | - | $\mathrm{I}=\mathrm{I} \mathrm{Y}-1$ |
| DECr | 00-r-101 |  |  |  |  |  | fr |  | * | * | V | * | $r=r-1$ |
| DEC ss | 00ss1011 |  |  |  |  |  | r |  | - | - | - | - | ss $=$ ss-1 |
| DJNZ label | 10 | ---- |  |  |  |  | r |  | - | - | - | - | $B=B-1 ;$ if $\{B!=0\} P C=P C+j$ |
| DWJNZ label | ED | 10 | -e- |  |  |  | r |  | - | - | - | - | $B C=B C-1 ;$ if $\{B C!=0\} P C=P C+e$ |
| EX AF,AF' | 08 |  |  |  |  |  |  |  | - | - | - | - | AF $<->$ AF' |
| EX BC,HL | B3 |  |  |  |  |  | s |  | - | - | - | - | $\begin{gathered} \text { if (!ALTD) then } \mathrm{BC} \text { <-> HL else BC <-> } \\ H L^{\prime} \end{gathered}$ |
| EX BC',HL | ED | 74 |  |  |  |  | s |  | - | - | - | - | if (!ALTD) then BC' <-> HL else BC' <$>H^{\prime}$ |
| EX DE,HL | EB |  |  |  |  |  | s |  | - | - | - | - | $\begin{aligned} & \text { if (!ALTD) then DE <-> HL else DE <-> } \\ & H L \text { ' } \end{aligned}$ |
| EX DE',HL | E3 |  |  |  |  |  | s |  | - | - | - | - | $\begin{gathered} \text { if (!ALTD) then DE' }<->\text { HL else DE' }<- \\ >\text { HL' }^{\prime} \end{gathered}$ |
| EX JK,HL | B9 |  |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} \text { if (!ALTD) then JK <-> HL else JK <-> } \\ \mathrm{HL} \end{gathered}$ |
| EX JK',HL | ED | 7 C |  |  |  |  | s |  | - | - | - | - | $\begin{gathered} \text { if (!ALTD) then JK' <-> HL else JK' <-> } \\ \text { HL' } \end{gathered}$ |
| EX JKHL,BCDE | B4 |  |  |  |  |  |  |  | - | - | - | - | JKHL <-> BCDE |
| EX (SP),HL | ED | 54 |  |  |  |  | r |  | - | - | - | - | H <-> (SP+1); L <-> (SP) |
| EX (SP),IX | DD | E3 |  |  |  |  |  |  | - | - | - | - | IXH <-> (SP+1); IXL <-> (SP) |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EX (SP),IY | FD | E3 |  |  |  |  |  |  | - - | - | - | IYH <-> (SP+1); IYL <-> (SP) |
| EXP | ED | D9 |  |  |  |  |  |  | - - | - | - | $\begin{gathered} P W \text { <-> PW'; PX <-> PX'; PY <-> PY'; } \\ P Z \text { <-> PZ' } \end{gathered}$ |
| EXX | D9 |  |  |  |  |  |  |  | - - | - | - | BC <-> BC'; DE <-> DE'; HL <-> HL' |
| FLAG cc, HL | ED | 110cc100 |  |  |  |  |  |  | - - | - | - | if (cc) then $\mathrm{HL}=1$ else $\mathrm{HL}=0$ |
| FSYSCALL | ED | 55 |  |  |  |  |  |  | - - | - | - | (SP - 1) = PChigh; (SP - 2) = PClow; (SP-3) $=S U ; S P=S P-3 ; P C=$ \{IIR,011000000\}; SU = \{SU[5:0],00\} |
| IBOX A | ED | 12 |  |  |  |  | r |  | - - | - | - | $\mathrm{A}=$ inverse sbox(A) |
| IDET | 5B |  |  |  |  |  |  |  | - - | - | - | Performs 'LD E,E" <br> But if (EDMR \&\& SU[0]) then the System Violation interrupt flag is set |
| INC (HL) | 34 |  |  |  |  |  | f | b | * * | V | * | $(\mathrm{HL})=(\mathrm{HL})+1$ |
| INC (IX+d) | DD | 34 | ------- |  |  |  | f | b | * * | V | * | $(\mathrm{IX}+\mathrm{d})=(\mathrm{IX}+\mathrm{d})+1$ |
| INC (IY+d) | FD | 34 | ------- |  |  |  | f | b | * * | V | * | $(\mathrm{Y}+\mathrm{d})=(\mathrm{I} Y+\mathrm{d})+1$ |
| INC IX | DD | 23 |  |  |  |  |  |  | - - | - | - | $I X=I X+1$ |
| INC IY | FD | 23 |  |  |  |  |  |  | - - | - | - | $\mathrm{I}=\mathrm{I} \mathrm{Y}+1$ |
| INC r | 00-r-100 |  |  |  |  |  | fr |  | * * | v | * | $r=r+1$ |
| INC ss | 00ss0011 |  |  |  |  |  | r |  | - - | - | - | ss = ss + 1 |
| IOE | DB |  |  |  |  |  |  |  | - - | - - | - | I/O external prefix |
| IOI | D3 |  |  |  |  |  |  |  | - - | - - | - | I/O internal prefix |
| IPSET 0 | ED | 46 |  |  |  |  |  |  | - - | - - | - | $\mathrm{IP}=\{\mathrm{IP}[5: 0], 00\}$ |
| IPSET 1 | ED | 56 |  |  |  |  |  |  | - - | - - | - | $\mathrm{IP}=\{\mathrm{IP}[5: 0], 01\}$ |
| IPSET 2 | ED | 4E |  |  |  |  |  |  | - - | - - | - | $\mathrm{IP}=\{\mathrm{IP}[5: 0], 10\}$ |
| IPSET 3 | ED | 5E |  |  |  |  |  |  | - - | - - | - | $\mathrm{IP}=\{\mathrm{IP}[5: 0], 11\}$ |
| IPRES | ED | 5D |  |  |  |  |  |  | - - | - - | - | $\mathrm{IP}=\{\mathrm{IP}[1: 0], \mathrm{P}[7: 2]\}$ |
| JP cx,mn | 101cx010 | ------- | ----m--- |  |  |  |  |  | - - | - | - | if $\{c x\} P \mathrm{PC}=\mathrm{mn}$ |
| JP (HL) | E9 |  |  |  |  |  |  |  | - - | - - | - | $\mathrm{PC}=\mathrm{HL}$ |
| JP (IX) | DD | E9 |  |  |  |  |  |  | - - | - - | - | $P C=I X$ |
| JP (IY) | FD | E9 |  |  |  |  |  |  | - | - - | - | $P C=I Y$ |
| JP f,mn | 11-f-010 | ----n--- | ----m--- |  |  |  |  |  | - | - - | - | if $\{\mathrm{f}\} \mathrm{PC}=\mathrm{mn}$ |
| JP mn | C3 | ------- | ----m--- |  |  |  |  |  | - | - - | - | $P C=m n$ |
| JR cc,label | 001cc000 | --e- |  |  |  |  |  |  | - | - - | - | if $\{c \mathrm{c}\}$ PC $=P C+e$ |
| JR cx,label | 101cx000 | -e- |  |  |  |  |  |  | - | - - | - | if $\{c x\} P C=P C+e$ |
| JR label | 18 | --e- |  |  |  |  |  |  | - | - - | - | $P C=P C+e$ |
| JRE cc,label | ED | 110cc011 | $\text { (ee) } 10 W^{-}$ | $(\mathrm{ee})_{\mathrm{hig}}$ <br> $h^{-}$ |  |  |  |  | - | - - | - | if $\{c \mathrm{c}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JRE cx,label | ED | 101cx011 | (ee) low | $\begin{gathered} (e)_{\text {hig }} \\ h^{-} \end{gathered}$ |  |  |  |  | - | - | - | - | if $\{\mathrm{cx}\} \mathrm{PC}=\mathrm{PC}+\mathrm{ee}$ |
| JRE label | 98 | (ee) low | $\begin{gathered} (\mathrm{ee})_{\mathrm{hig}} \\ \mathrm{~h}^{-} \end{gathered}$ |  |  |  |  |  | - | - | - | - | $P C=P C+e e$ |
| LCALL xpc,mn | CF | ----n--- | ----m--- | --xpc--- |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{XPCI;} \mathrm{(SP-2)=PCH;} \mathrm{(SP-3)} \\ =\mathrm{PCL} ; \mathrm{XPCI}=\mathrm{xpc} ; \mathrm{XPCh}=0 ; \mathrm{PC}= \\ \mathrm{mn} ; \mathrm{SP}=\mathrm{SP}-3 \end{gathered}$ |
| LD A,EIR | ED | 57 |  |  |  |  | r |  | * | * | - | - | A = EIR |
| LD A, IIR | ED | 5F |  |  |  |  | r |  | * | * | - | - | $A=11 R$ |
| LD A,HTR | ED | 50 |  |  |  |  | r |  | - | - | - | - | $A=H T R$ |
| LD A,r | 01111rna |  |  |  |  |  | r |  | - | - | - | - | $\mathrm{A}=\mathrm{r}$ (only for r ! $=\mathrm{A}$ ) |
| LD A, (BC) | OA |  |  |  |  |  | r | s | - | - | - | - | $A=(B C)$ |
| LD A,(DE) | 1A |  |  |  |  |  | r | s | - | - | - | - | $\mathrm{A}=(\mathrm{DE})$ |
| LD A, (IX+A) | DD | 06 |  |  |  |  |  | s | - | - | - | - | $A=(1 X+A)$ |
| LD A, $(1 Y+A)$ | FD | 06 |  |  |  |  |  | s | - | - | - | - | $A=(1 Y+A)$ |
| LD A, (ps+d) | 10ps1101 | ----d--- |  |  |  |  | r |  | - | - | - | - | A $=(\mathrm{ps}+\mathrm{d})$ |
| LD A, $(\mathrm{ps}+\mathrm{HL})$ | 10ps1011 |  |  |  |  |  | r |  | - | - | - | - | A $=(\mathrm{ps}+\mathrm{HL})$ |
| LD A, (mn) | 3A | ----n--- | ----m--- |  |  |  | r | s | - | - | - | - | A $=(\mathrm{mn})$ |
| LD A, XPC | ED | 77 |  |  |  |  | r |  | - | - | - | - | $A=X P C I$ |
| LD BC,HL | 91 |  |  |  |  |  | r |  | - | - | - | - | $B C=H L$ |
| LD BCDE,(HL) | DD | 1A |  |  |  |  | r |  | - | - | - | - | $\mathrm{E}=\underset{(\mathrm{HL}) ; \mathrm{D}=\underset{(\mathrm{HL}+3)}{(\mathrm{HL}+3)} \mathrm{C}=(\mathrm{HL}+2) ; \mathrm{B}=}{ }$ |
| LD BCDE, (IX+d) | DD | CE | ----d--- |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{E}=(\mathrm{IX}+\mathrm{d}) ; \mathrm{D}=(\mathrm{IX}+\mathrm{d}+1) ; \mathrm{C}= \\ (\mathrm{IX}+\mathrm{d}+2) ; \mathrm{B}=(\mathrm{IX}+\mathrm{d}+3) \end{gathered}$ |
| LD BCDE, (IY+d) | DD | DE | -------- |  |  |  | r |  | - | - | - | - | $\begin{aligned} \mathrm{E}= & (\mathrm{IY}+\mathrm{d}) ; \mathrm{D}=(\mathrm{IY}+\mathrm{d}+1) ; \mathrm{C}= \\ & (\mathrm{IY}+\mathrm{d}+2) ; \mathrm{B}=(\mathrm{I}+\mathrm{d}+3) \end{aligned}$ |
| LD BCDE,(mn) | 93 | ------- | ----m--- |  |  |  | r |  | - | - | - | - | $E=(m n) ; D=\underset{(m n+3)}{(m n+1) ;} ;(m n+2) ; B=$ |
| LD BCDE,(ps+d) | DD | 00ps1110 | ------- |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{E}=(\mathrm{ps}+\mathrm{d}) ; \mathrm{D}=(\mathrm{ps}+\mathrm{d}+1) ; \mathrm{C}= \\ (\mathrm{ps}+\mathrm{d}+2) ; \mathrm{B}=(\mathrm{ps}+\mathrm{d}+3) \end{gathered}$ |
| LD BCDE,(ps+HL) | DD | 00ps1100 |  |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{E}=(\mathrm{ps}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{ps}+\mathrm{HL}+1) ; \mathrm{C}= \\ (\mathrm{ps}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{ps}+\mathrm{HL}+3) \end{gathered}$ |
| LD BCDE,(SP+HL) | DD | FE |  |  |  |  | r |  | - | - | - | - | $\begin{aligned} \mathrm{E}= & (\mathrm{SP}+\mathrm{HL}) ; \mathrm{D}=(\mathrm{SP}+\mathrm{HL}+1) ; \mathrm{C}= \\ & (\mathrm{SP}+\mathrm{HL}+2) ; \mathrm{B}=(\mathrm{SP}+\mathrm{HL}+3) \end{aligned}$ |
| LD BCDE,(SP+n) | DD | EE | ----n--- |  |  |  | r |  | - | - | - | - | $\begin{aligned} \mathrm{E}= & (\mathrm{SP}+\mathrm{n}) ; \mathrm{D}=(\mathrm{SP}+\mathrm{n}+1) ; \mathrm{C}= \\ & (\mathrm{SP}+\mathrm{n}+2) ; \mathrm{B}=(\mathrm{SP}+\mathrm{n}+3) \end{aligned}$ |
| LD BCDE,n | A3 | ----n--- |  |  |  |  | r |  | - | - | - | - | $\mathrm{E}=\mathrm{n} ; \mathrm{D}=0 ; \mathrm{C}=0 ; \mathrm{B}=0$ |
| LD BCDE,ps | DD | 11ps1101 |  |  |  |  | r |  | - | - | - | - | $E=p s 0 ; D=p s 1 ; C=p s 2 ; B=00 / F F$ |
| LD DE,HL | B1 |  |  |  |  |  | r |  | - | - | - | - | $D E=H L$ |
| LD HL, (ps+BC) | ED | 00ps0110 |  |  |  |  | r |  | - | - | - | - | $\mathrm{L}=(\mathrm{ps}+\mathrm{BC}) ; \mathrm{H}=(\mathrm{ps}+\mathrm{BC}+1)$ |
| LD HL, (ps+d) | 10ps0101 | ----d--- |  |  |  |  | r |  | - | - | - | - | $L=(p s+d) ; ~ H=(p s+d+1)$ |
| LD HL, (SP+HL) | ED | FE |  |  |  |  | r |  | - | - | - | - | $\mathrm{L}=(\mathrm{SP}+\mathrm{HL}) ; \mathrm{H}=(\mathrm{SP}+\mathrm{HL}+1)$ |
| LD HL, BC | 81 |  |  |  |  |  | r |  | - | - | - | - | $\mathrm{HL}=\mathrm{BC}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD HL, DE | A1 |  |  |  |  |  | r |  | - | - |  | $H L=D E$ |
| LD HL,LXPC | 9 F |  |  |  |  |  | r |  | - | - |  | $H L=L X P C$ |
| LD HTR,A | ED | 40 |  |  |  |  |  |  | - | - |  | $H T R=A$ |
| LD JK, (mn) | 99 | ------- | ----m--- |  |  |  | r | s | - | - |  | $\mathrm{K}=(\mathrm{mn}) ; \mathrm{J}=(\mathrm{mn}+1)$ |
| LD JK,mn | A9 | ------- | ----m--- |  |  |  | $r$ |  | - | - |  | $K=n ; J=m$ |
| LD JKHL, (HL) | FD | 1A |  |  |  |  | r |  | - | - |  | $L=(H L) ; H=\underset{(H L+3)}{(H L+1) ; K}=(H L+2) ; J=$ |
| LD JKHL, (IX+d) | FD | CE | ----d--- |  |  |  | r |  | - |  |  | $\begin{aligned} \mathrm{L}= & (I X+d) ; \mathrm{H}=(I X+d+1) ; \mathrm{K}= \\ & (I X+d+2) ; J=(I X+d+3) \end{aligned}$ |
| LD JKHL, (IY+d) | FD | DE | ----d--- |  |  |  | r |  | - |  |  | $\begin{aligned} & \mathrm{L}=(\mathrm{IY}+\mathrm{d}) ; \mathrm{H}= \\ &(\mathrm{IY} \mathrm{Y}+\mathrm{d}+\mathrm{d}+\mathrm{d}) ; \mathrm{K}) ; \mathrm{J}= \\ &=(\mathrm{IY}+\mathrm{d}+3) \end{aligned}$ |
| LD JKHL,(mn) | 94 | ----n--- | ----m--- |  |  |  | r |  | - | - |  | $\mathrm{L}=(\mathrm{mn}) ; \mathrm{H}=\underset{(\mathrm{mn}+3)}{(\mathrm{mn}+1) ; \mathrm{K}=(\mathrm{mn}+2) ; \mathrm{J}=}$ |
| LD JKHL, (ps+d) | FD | 00ps 1110 | ----d--- |  |  |  | r |  | - | - |  | $\begin{gathered} \mathrm{L}=(\mathrm{ps}+\mathrm{d}) ; \mathrm{H}=(\mathrm{ps}+\mathrm{d}+1) ; \mathrm{K}= \\ (\mathrm{ps}+\mathrm{d}+2) ; \mathrm{J}=(\mathrm{ps}+\mathrm{d}+3) \end{gathered}$ |
| LD JKHL, (ps+HL) | FD | 00ps1100 |  |  |  |  | r |  | - |  |  | $\begin{gathered} \mathrm{L}=(\mathrm{ps}+\mathrm{HL}) ; \mathrm{H}=(\mathrm{ps}+\mathrm{HL}+1) ; \mathrm{K}= \\ (\mathrm{ps}+\mathrm{HL}+2) ; \mathrm{J}=(\mathrm{ps}+\mathrm{HL}+3) \end{gathered}$ |
| LD JKHL, (SP+HL) | FD | FE |  |  |  |  | r |  | - | - |  | $\begin{aligned} \mathrm{L}= & (\mathrm{SP}+\mathrm{HL}) ; \mathrm{H}=(\mathrm{SP}+\mathrm{HL}+1) ; \mathrm{K}= \\ & (\mathrm{SP}+\mathrm{HL}+2) ; \mathrm{J}=(\mathrm{SP}+\mathrm{HL}+3) \end{aligned}$ |
| LD JKHL, (SP+n) | FD | EE | ----n--- |  |  |  | r |  | - | - |  | $\begin{aligned} \mathrm{L}= & (\mathrm{SP}+\mathrm{n}) ; \mathrm{H}=(\mathrm{SP}+\mathrm{n}+1) ; \mathrm{K}= \\ & (\mathrm{SP}+\mathrm{n}+2) ; \mathrm{J}=(\mathrm{SP}+\mathrm{n}+3) \end{aligned}$ |
| LD JKHL,d | A4 | ------- |  |  |  |  | r |  | - | - |  | $L=d ; H=0 ; K=0 ; J=0$ |
| LD JKHL,ps | FD | 11ps1101 |  |  |  |  | r |  | - | - |  | $\mathrm{L}=\mathrm{ps} 0 ; \mathrm{H}=\mathrm{ps} 1 ; \mathrm{K}=\mathrm{ps} 2 ; \mathrm{J}=00 / \mathrm{FF}$ |
| LD (BC), A | 02 |  |  |  |  |  |  | d | - | - |  | $(B C)=A$ |
| LD (DE), A | 12 |  |  |  |  |  |  | d | - | - |  | (DE) $=\mathrm{A}$ |
| LD (HL), n | 36 | ----n--- |  |  |  |  |  | d | - | - |  | $(\mathrm{HL})=\mathrm{n}$ |
| LD (HL), r | 01110-r- |  |  |  |  |  |  | d | - | - |  | $(\mathrm{HL})=\mathrm{r}$ |
| LD (HL+d), HL | DD | F4 | ----d--- |  |  |  |  | d | - | - |  | $(\mathrm{H}+\mathrm{d})=\mathrm{L} ;(\mathrm{HL}+\mathrm{d}+1)=\mathrm{H}$ |
| LD (IX+d), HL | F4 | ----d--- |  |  |  |  |  | d | - | - |  | $(I X+d)=L ;(I X+d+1)=H$ |
| LD (IX+d), n | DD | 36 | ----d--- | ----n--- |  |  |  | d | - | - |  | $(\mathrm{IX}+\mathrm{d})=\mathrm{n}$ |
| LD (IX + d), r | DD | 01110-r- | -------- |  |  |  |  | d | - | - |  | $(\mathrm{IX}+\mathrm{d})=\mathrm{r}$ |
| LD (IY+d), HL | FD | F4 | ----d--- |  |  |  |  | d | - | - |  | $(\mathrm{Y}+\mathrm{d})=\mathrm{L} ;(\mathrm{Y}+\mathrm{d}+1)=\mathrm{H}$ |
| LD (IY+d), n | FD | 36 | ----d--- | ----n--- |  |  |  | d | - | - |  | $(\mathrm{Y}+\mathrm{d})=\mathrm{n}$ |
| LD (IY+d), r | FD | 01110-r- | ----d--- |  |  |  |  | d | - | - |  | $(\mathrm{l} y+\mathrm{d})=\mathrm{r}$ |
| LD (mn), A | 32 | ----n--- | ----m--- |  |  |  |  | d | - | - |  | $(\mathrm{mn})=\mathrm{A}$ |
| LD (mn), HL | 22 | ----n--- | ----m--- |  |  |  |  | d | - | - |  | $(\mathrm{mn})=\mathrm{L} ;(\mathrm{mn}+1)=\mathrm{H}$ |
| LD (mn), IX | DD | 22 | ----n--- | ----m--- |  |  |  | d | - | - |  | $(\mathrm{mn})=\mathrm{IXL} ;(\mathrm{mn}+1)=\mathrm{IXH}$ |
| LD (mn), IY | FD | 22 | ----n--- | ----m--- |  |  |  | d | - | - |  | $(\mathrm{mn})=\mathrm{IYL} ;(\mathrm{mn}+1)=\mathrm{IYH}$ |
| LD (mn),ss | ED | 01ss0011 | ----n--- | ----m--- |  |  |  | d | - | - |  | $(\mathrm{mn})=\mathrm{ssl} ;(\mathrm{mn}+1)=\mathrm{ssh}$ |
| LD (HL), BCDE | DD | 1B |  |  |  |  |  |  | - | - |  | $\begin{gathered} (\mathrm{HL})=\mathrm{E} ;(\mathrm{HL+1})=\mathrm{D} ;(\mathrm{HL}+2)=\mathrm{C} ; \\ (\mathrm{HL}+3)=\mathrm{B} \end{gathered}$ |
| LD (HL), JKHL | FD | 1B |  |  |  |  |  |  | - |  |  | $\begin{gathered} (\mathrm{HL})=\mathrm{L} ;(\mathrm{HL+1})=\mathrm{H} ;(\mathrm{HL}+2)=\mathrm{K} ; \\ (\mathrm{HL}+3)=\mathrm{J} \end{gathered}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD (IX+d), BCDE | DD | CF | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (I X+d)=E ;(I X+d+1)=D ;(I X+d+2)= \\ C ;(I X+d+3)=B \end{gathered}$ |
| LD (IX+d), JKHL | FD | CF | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (I X+d)=L ;(I X+d+1)=H ;(I X+d+2)= \\ K ;(I X+d+3)=J \end{gathered}$ |
| LD (IY+d), BCDE | DD | DF | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (I Y+d)=E ;(I Y+d+1)=D ;(I Y+d+2)= \\ C ;(I Y+d+3)=B \end{gathered}$ |
| LD (IY+d), JKHL | FD | DF | ------- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (I Y+d)=L ;(I Y+d+1)=H ;(I Y+d+2)= \\ K ;(I Y+d+3)=J \end{gathered}$ |
| LD (mn), BCDE | 83 | ----n--- | ----m--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{mn})=\mathrm{E} ;(\mathrm{mn}+1)=\mathrm{D} ;(\mathrm{mn}+2)=\mathrm{C} ; \\ (\mathrm{mn}+3)=\mathrm{B} \end{gathered}$ |
| LD (mn), JK | 89 | ------- | ----m--- |  |  |  |  | d | - | - | - | - | $(\mathrm{mn})=\mathrm{K} ;(\mathrm{mn}+1)=\mathrm{J}$ |
| LD (mn), JKHL | 84 | ------- | ----m--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{mn})=\mathrm{L} ;(\mathrm{mn}+1)=\mathrm{H} ;(\mathrm{mn}+2)=\mathrm{K} ; \\ (\mathrm{mn}+3)=\mathrm{J} \end{gathered}$ |
| LD (pd+BC), HL | ED | 00pd0111 |  |  |  |  |  |  | - | - | - | - | $(\mathrm{pd}+\mathrm{BC})=\mathrm{L} ;(\mathrm{pd}+\mathrm{BC}+1)=\mathrm{H}$ |
| LD (pd+d), A | 10pd1110 | ----d--- |  |  |  |  |  |  | - | - | - | - | $(\mathrm{pp}+\mathrm{d})=\mathrm{A}$ |
| LD (pd+d), BCDE | DD | 00pd1111 | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{pd}+\mathrm{d})=\mathrm{E} ;(\mathrm{pd}+\mathrm{d}+1)=\mathrm{D} ;(\mathrm{pd}+\mathrm{d}+2)= \\ C ;(\mathrm{pd}+\mathrm{d}+3)=\mathrm{B} \end{gathered}$ |
| LD (pd+d), HL | 10pd0110 | ----d--- |  |  |  |  |  |  | - | - | - | - | $(p d+d)=L ;(p d+d+1)=H$ |
| LD (pd+d), JKHL | FD | 00pd1111 | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{pd}+\mathrm{d})=\mathrm{L} ;(\mathrm{pd}+\mathrm{d}+1)=\mathrm{H} ;(\mathrm{pd}+\mathrm{d}+2)= \\ \mathrm{K} ;(\mathrm{pd}+\mathrm{d}+3)=\mathrm{J} \end{gathered}$ |
| LD (pd+d), ps | 6 D | pspd1001 | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{gathered} (p d+d)=p s 0 ;(p d+d+1)=p s 1 ; \\ (p d+d+2)=p s 2 ;(p d+d+3)=p s 3 \end{gathered}$ |
| LD (pd+d), rr | 6D | rrpd0001 | ----d--- |  |  |  |  |  | - | - | - | - | $(\mathrm{pd}+\mathrm{d})=\mathrm{rrl} ;(\mathrm{pd}+\mathrm{d}+1)=\mathrm{rrh}$ |
| LD (pd+HL), A | 10pd1100 |  |  |  |  |  |  |  | - | - | - | - | $(\mathrm{pd}+\mathrm{HL})=\mathrm{A}$ |
| LD (pd+HL), BCDE | DD | 00pd1101 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{pd}+\mathrm{HL})=\mathrm{E} ;(\mathrm{pd}+\mathrm{HL}+1)=\mathrm{D} ; \\ (\mathrm{pd}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{pd}+\mathrm{HL}+3)=\mathrm{B} \end{gathered}$ |
| LD (pd+HL), JKHL | FD | 00pd1101 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{pd}+\mathrm{HL})=\mathrm{L} ;(\mathrm{pd}+\mathrm{HL}+1)=\mathrm{H} ; \\ (\mathrm{pd}+\mathrm{HL}+2)=\mathrm{K} ;(\mathrm{pd}+\mathrm{HL}+3)=\mathrm{J} \end{gathered}$ |
| LD (pd+HL), ps | 6D | pspd1011 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{pd}+\mathrm{HL})=\mathrm{ps} 0 ;(\mathrm{pd}+\mathrm{HL}+1)=\mathrm{ps} 1 \\ (\mathrm{pd}+\mathrm{HL}+2)=\mathrm{ps} 2 ;(\mathrm{pd}+\mathrm{HL}+3)=\mathrm{ps} 3 \end{gathered}$ |
| LD (pd+HL), rr | 6D | rrpd0011 |  |  |  |  |  |  | - | - | - | - | $(\mathrm{pd}+\mathrm{HL})=\mathrm{rrl} ;(\mathrm{pd}+\mathrm{HL}+1)=\mathrm{rrh}$ |
| LD (SP+n), HL | D4 | ----n--- |  |  |  |  |  |  | - | - | - | - | $(S P+n)=L ;(S P+n+1)=H$ |
| LD (SP+n), IX | DD | D4 | ----n--- |  |  |  |  |  | - | - | - | - | $(\mathrm{SP}+\mathrm{n})=\mathrm{IXL} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{IXH}$ |
| LD (SP+n), IY | FD | D4 | ------- |  |  |  |  |  | - | - | - | - | $(\mathrm{SP}+\mathrm{n})=\mathrm{IYL} ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{IYH}$ |
| LD dd,(mn) | ED | 01dd1011 | ----n--- | ----m--- |  |  | r | s | - | - | - | - | ddl $=(\mathrm{mn}) ; \mathrm{ddh}=(\mathrm{mn}+1)$ |
| LD dd', BC | ED | 01dd1001 |  |  |  |  |  |  | - | - | - | - | $\mathrm{dd}^{\prime}=\mathrm{BC}\left(\mathrm{dd}^{\prime}: 00-\mathrm{BC}\right.$, , 01-DE', 10-HL') |
| LD dd', DE | ED | 01dd0001 |  |  |  |  |  |  | - | - | - | - | $\mathrm{dd}^{\prime}=\mathrm{DE}$ (dd': 00-BC', 01-DE', 10-HL') |
| LD dd,mn | 00dd0001 | ------- | ----m--- |  |  |  | r |  | - | - | - | - | $\mathrm{dd}=\mathrm{mn}$ |
| LD HL, (mn) | 2 A | ----n--- | ----m--- |  |  |  | r | s | - | - | - | - | $\mathrm{L}=(\mathrm{mn}) ; \mathrm{H}=(\mathrm{mn}+1)$ |
| LD HL, (HL+d) | DD | E4 | ------- |  |  |  | r | s | - | - | - | - | $\mathrm{L}=(\mathrm{HL}+\mathrm{d}) ; \mathrm{H}=(\mathrm{HL}+\mathrm{d}+1)$ |
| LD HL, (IX+d) | E4 | ----d--- |  |  |  |  | r | s | - | - | - | - | $L=(I X+d) ; H=(I X+d+1)$ |
| LD HL, (IY+d) | FD | E4 | ----d--- |  |  |  | r | s | - | - | - | - | $L=(I Y+d) ; H=(I Y+d+1)$ |
| LD HL, (SP+n) | C4 | ----n--- |  |  |  |  | r |  | - | - | - | - | $L=(S P+n) ; H=(S P+n+1)$ |
| LD HL, IX | DD | 7 C |  |  |  |  | r |  | - | - | - | - | $H L=I X$ |
| LD HL, IY | FD | 7 C |  |  |  |  | r |  | - | - | - | - | $\mathrm{HL}=\mathrm{IY}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD EIR,A | ED | 47 |  |  |  |  |  |  | - | - | - | - | $\mathrm{I}=\mathrm{A}$ |
| LD IX,(mn) | DD | 2 A | ------- | ----m--- |  |  |  | s | - | - | - | - | $I X L=(m n) ; I X H=(m n+1)$ |
| LD IX, (SP+n) | DD | C4 | ----n--- |  |  |  |  |  | - | - | - | - | $I X L=(S P+n) ; I X H=(S P+n+1)$ |
| LD IX, HL | DD | 7D |  |  |  |  |  |  | - | - | - | - | $\mathrm{IX}=\mathrm{HL}$ |
| LD IX,mn | DD | 21 | ------- | ----m--- |  |  |  |  | - | - | - | - | $\mathrm{IX}=\mathrm{mn}$ |
| LD IY,(mn) | FD | 2A | ----n--- | ----m--- |  |  |  | s | - | - | - | - | $I Y L=(m n) ; I Y H=(m n+1)$ |
| LD IY,(SP+n) | FD | C4 | ----n--- |  |  |  |  |  | - | - | - | - | $I Y L=(S P+n) ; I Y H=(S P+n+1)$ |
| LD IY,HL | FD | 7D |  |  |  |  |  |  | - | - | - | - | $\mathrm{I}=\mathrm{HL}$ |
| LD IY,mn | FD | 21 | ------- | ----m--- |  |  |  |  | - | - | - | - | $\mathrm{IY}=\mathrm{mn}$ |
| LD pd, (ps+d) | 6D | pdps 1000 | ----d--- |  |  |  |  |  | - | - | - | - | $\begin{aligned} \hline \mathrm{pd} 0= & (\mathrm{ps}+\mathrm{d}) ; \mathrm{pd} 1=(\mathrm{ps}+\mathrm{d}+1) ; \mathrm{pd} 2= \\ (\mathrm{ps}+\mathrm{d}+2) ; \mathrm{pd} 3= & =(\mathrm{ps}+\mathrm{d}+3) \end{aligned}$ |
| LD pd, (ps+HL) | 6D | pdps 1010 |  |  |  |  |  |  | - | - | - | - | $\begin{aligned} \mathrm{pd} 0 & =(\mathrm{ps}+\mathrm{HL}) ; \mathrm{pd} 1=(\mathrm{ps}+\mathrm{HL}+1) ; \mathrm{pd} 2 \\ & =(\mathrm{ps}+\mathrm{HL}+2) ; \mathrm{pd} 3=(\mathrm{ps}+\mathrm{HL}+3) \end{aligned}$ |
| LD pd,(SP+n) | ED | 00pd0100 | ----n--- |  |  |  |  |  | - | - | - | - | $\begin{aligned} \text { pd0 }= & (S P+n) ; p d 1=(S P+n+1) ; p d 2= \\ & (S P+n+2) ; p d 3=(S P+n+3) \end{aligned}$ |
| LD pd,(HTR+HL) | ED | 00pd0001 |  |  |  |  |  |  | - | - | - | - | $\begin{aligned} \mathrm{pd} 0= & (\mathrm{HTR}+\mathrm{HL}) ; \mathrm{pd} 1=(\mathrm{HTR}+\mathrm{HL}+1) ; \\ \mathrm{pd2}= & (H T R+H L+2) ; \mathrm{pd} 3= \\ & (H T R+H L+3) \end{aligned}$ |
| LD pd,BCDE | DD | 10pd1101 |  |  |  |  |  |  | - | - | - | - | $\mathrm{pd} 0=\mathrm{E} ; \mathrm{pd} 11=\mathrm{D} ; \mathrm{pd} 2=\mathrm{C}$ |
| LD pd,JKHL | FD | 10pd1101 |  |  |  |  |  |  | - | - | - | - | pd0 - L; pd1 = H; pd2 = K |
| LD pd,klmn | ED | 00pd1100 | ----n--- | ----m--- | ------- | ------- |  |  | - | - | - | - | $\mathrm{pd} 0=\mathrm{n} ; \mathrm{pd} 1=\mathrm{m} ; \mathrm{pd} 2=\mathrm{l} ; \mathrm{pd} 3=\mathrm{k}$ |
| LD pd,ps+d | 6 D | pdps1100 | ----d--- |  |  |  |  |  | - | - | - | - | $\mathrm{pd}=\mathrm{ps}+\mathrm{d}$ |
| LD pd,ps+HL | 6 D | pdps1110 |  |  |  |  |  |  | - | - | - | - | $\mathrm{pd}=\mathrm{ps}+\mathrm{HL}$ |
| LD rr, $(\mathrm{ps}+\mathrm{d})$ | 6 D | rrps0000 | ------- |  |  |  | r |  | - | - | - | - | rrl $=(\mathrm{ps}+\mathrm{d}) ; \mathrm{rrh}=(\mathrm{ps}+\mathrm{d}+1)$ |
| LD rr,(ps+HL) | 6D | rrps0010 |  |  |  |  | r |  | - | - | - | - | $\mathrm{rrl}=(\mathrm{ps}+\mathrm{HL}) ; \mathrm{rrh}=(\mathrm{ps}+\mathrm{HL}+1)$ |
| LD r,(HL) | 01-r-110 |  |  |  |  |  | r | s | - | - | - | - | $r=(H L)$ |
| LD r, (IX+d) | DD | 01-r-110 | ----d--- |  |  |  | r | s | - | - | - | - | $r=(1 X+d)$ |
| LD r, (IY+d) | FD | 01-r-110 | ----d--- |  |  |  | r | s | - | - | - | - | $r=(1 Y+d)$ |
| LD IIR,A | ED | 4F |  |  |  |  |  |  | - | - | - | - | $R=A$ |
| LD r,n | 00-r-110 | ------- |  |  |  |  | r |  | - | - | - | - | $r=n$ |
| LD r,g | 01-r-r' |  |  |  |  |  | r |  | - | - | - | - | $r=g$ |
| LD r,g | 7F | 01-r--r' |  |  |  |  | r |  | - | - | - | - | $r=9$ |
| LD SP,HL | F9 |  |  |  |  |  |  |  | - | - | - | - | $\mathrm{SP}=\mathrm{HL}$ |
| LD SP,IX | DD | F9 |  |  |  |  |  |  | - | - | - | - | SP = IX |
| LD SP,IY | FD | F9 |  |  |  |  |  |  | - | - | - | - | SP = IY |
| LD (SP+HL), BCDE | DD | FF |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}+\mathrm{HL})=\mathrm{E} ;(\mathrm{SP}+\mathrm{HL}+1)=\mathrm{D} ; \\ (\mathrm{SP}+\mathrm{HL}+2)=\mathrm{C} ;(\mathrm{SP}+\mathrm{HL}+3)=\mathrm{B} \end{gathered}$ |
| LD (SP+HL), JKHL | FD | FF |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}+\mathrm{HL})=\mathrm{L} ;(\mathrm{SP}+\mathrm{HL}+1)=\mathrm{H} ; \\ (\mathrm{SP}+\mathrm{HL}+2)=\mathrm{K} ;(\mathrm{SP}+\mathrm{HL}+3)=\mathrm{J} \end{gathered}$ |
| LD (SP+n), BCDE | DD | EF | ----n--- |  |  |  |  |  | - | - | - | - | $\begin{aligned} (S P+n) & =E ;(S P+n+1)=D ;(S P+n+2) \\ & =C ;(S P+n+3)=B \end{aligned}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LD (SP+n), JKHL | FD | EF | ------- |  |  |  |  |  | - - | - | - | $\begin{aligned} (S P+n) & =L ;(S P+n+1)=H ;(S P+n+2) \\ & =K ;(S P+n+3)=J \end{aligned}$ |
| LD (SP+n), ps | ED | 00ps0101 | ----n--- |  |  |  |  |  | - | - | - | $\begin{gathered} (\mathrm{SP}+\mathrm{n})=\mathrm{ps} 0 ;(\mathrm{SP}+\mathrm{n}+1)=\mathrm{ps} 1 ; \\ (\mathrm{SP}+\mathrm{n}+2)=\mathrm{ps} 2 ;(\mathrm{SP}+\mathrm{n}+3)=\mathrm{ps} 3 \end{gathered}$ |
| LD XPC,A | ED | 67 |  |  |  |  |  |  | - - | - | - | $\mathrm{XPCI}=\mathrm{A} ; \mathrm{XPCh}=0$ |
| LD LXPC,HL | 97 |  |  |  |  |  |  |  | - - | - | - | $\mathrm{XPCI}=\mathrm{L} ; \mathrm{XPCh}=\mathrm{H}$ |
| LDD | ED | A8 |  |  |  |  |  | d | - - | * | - | $\begin{aligned} (\mathrm{DE})=(\mathrm{HL}) ; & \mathrm{BC} \\ \mathrm{HL} & =\mathrm{BC}-1 ; \mathrm{HL}-1 \end{aligned}$ |
| LDDR | ED | B8 |  |  |  |  |  | d | - - | * | - | $\begin{gathered} (\mathrm{DE})=(\mathrm{HL}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{DE}=\mathrm{DE}-1 ; \\ \mathrm{HL}=\mathrm{HL}-1 ; \text { repeat while }\{\mathrm{BC}!=0\} \end{gathered}$ |
| LDDSR | ED | 98 |  |  |  |  |  | d | - - | * | - | $\begin{gathered} (\mathrm{DE})=(\mathrm{HL}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{HL}=\mathrm{HL}-1 ; \\ \text { repeat while }\{\mathrm{BC}!=0\} \end{gathered}$ |
| LDF (lmn), A | 8A | ------- | ----m--- | -------- |  |  |  |  | - | - | - | $(\mathrm{lmn})=\mathrm{A}$ |
| LDF (Imn), BCDE | DD | OB | ----n--- | ----m--- | -------- |  |  |  | - - | - | - | $\begin{gathered} (\mathrm{Imn})=\mathrm{E} ;(\mathrm{Imn+1)}=\mathrm{D} ;(\mathrm{Imn}+2)=\mathrm{C} ; \\ (\mathrm{Imn}+3)=\mathrm{B} \end{gathered}$ |
| LDF (lmn), HL | 82 | ----n--- | ----m--- | ------- |  |  |  |  | - - | - | - | $(\mathrm{lmn})=\mathrm{L} ;(\mathrm{lmn}+1)=\mathrm{H}$ |
| LDF (lmn), JKHL | FD | OB | ----n--- | ----m--- | -------- |  |  |  | - | - | - | $\begin{gathered} (\mathrm{Imn})=\mathrm{L} ;(\operatorname{lmn+1)=\mathrm {H};(\mathrm {lmn}+2)=\mathrm {K};} \\ (\mathrm{Imn}+3)=\mathrm{J} \end{gathered}$ |
| LDF (lmn),ps | ED | 00ps1001 | ------- | ----m--- | -------- |  |  |  | - - | - | - | $\begin{gathered} (I \mathrm{mn})=\mathrm{ps} 0 ;(\mathrm{Imn}+1)=\mathrm{ps} 1 ;(\mathrm{Imn}+2)= \\ \mathrm{ps} 2 ;(\operatorname{lmn}+3)=\mathrm{ps} 3 \end{gathered}$ |
| LDF (lmn), rr | ED | $00 \mathrm{rr1011}$ | ----n--- | ----m--- | -------- |  |  |  | - - | - | - | $(1 \mathrm{mn})=\mathrm{rrl} ;(\mathrm{lmn}+1)=\mathrm{rrh}$ |
| LDF A, (lmn) | 9A | ------- | ----m--- | -------- |  |  | r |  | - | - | - | A = ( mn ) |
| LDF BCDE,(Imn) | DD | OA | ----n--- | ----m--- | -------- |  |  |  | - | - | - | $\begin{aligned} \mathrm{E}=(\mathrm{Imn}) ; \mathrm{D} & =(\mathrm{lmn}+1) ; \mathrm{C}=(\mathrm{lmn}+2) ; \mathrm{B} \\ & =(\mathrm{lmn}+3) \end{aligned}$ |
| LDF HL, (lmn) | 92 | ----n--- | ----m--- | -------- |  |  | r |  | - | - | - | $\mathrm{L}=(\mathrm{lmn}) ; \mathrm{H}=(\mathrm{lmn}+1)$ |
| LDF JKHL, (Imn) | FD | OA | ----n--- | ------- | -------- |  | r |  | - | - | - | $\begin{aligned} \mathrm{L}=(\mathrm{Imn}) ; \mathrm{H} & =(\mathrm{Imn}+1) ; \mathrm{K}=(\mathrm{Imn}+2) ; \mathrm{J} \\ & =(\mathrm{Imn}+3) \end{aligned}$ |
| LDF pd,(Imn) | ED | 00pd1000 | ----n--- | ----m--- | -------- |  | r |  | - - | - | - | $\begin{gathered} \text { pd0 }=(\operatorname{lmn}) ; \text { pd1 }=(1 m n+1) ; \text { pd2 }= \\ (I m n+2) ; p d 3=(1 m n+3) \end{gathered}$ |
| LDF rr,(lmn) | ED | $00 \mathrm{rr1010}$ | ----n--- | ----m--- | -------- |  | r |  | - - | - | - | $\mathrm{rrl}=(\mathrm{lmn}) ; \mathrm{rrh}=(\mathrm{lmn}+1)$ |
| LDI | ED | A0 |  |  |  |  |  | d | - - | * | - | $\begin{aligned} (\mathrm{DE})=(\mathrm{HL}) ; & \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{DE}=\mathrm{DE}+1 ; \\ \mathrm{HL} & =\mathrm{HL}+1 \end{aligned}$ |
| LDIR | ED | B0 |  |  |  |  |  | d | - - | * | - | $\begin{gathered} (\mathrm{DE})=(\mathrm{HL}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{DE}=\mathrm{DE}+1 ; \\ \mathrm{HL}=\mathrm{HL}+1 ; \text { repeat while }\{\mathrm{BC}!=0\} \end{gathered}$ |
| LDISR | ED | 90 |  |  |  |  |  | d | - - | * | - | $\begin{aligned} &(\mathrm{DE})=(\mathrm{HL}) ; B C=B C-1 ; H L=H L+1 ; \\ & \text { repeat while }\{B C!=0\} \end{aligned}$ |
| LDL pd,DE | DD | 10pd1111 |  |  |  |  | r |  | - | - | - | $\mathrm{pd}=\{$ FFFF, DE $\}$ |
| LDL pd,HL | FD | 10pd1111 |  |  |  |  | r |  | - | - | - | $\mathrm{pd}=\{\mathrm{FFFF}, \mathrm{HL}\}$ |
| LDL pd, IX | DD | 10pd1100 |  |  |  |  | r |  | - | - | - | $\mathrm{pd}=\{\mathrm{FFFF}, \mathrm{IX}\}$ |
| LDL pd, IY | FD | 10pd1100 |  |  |  |  | r |  | - | - | - | $\mathrm{pd}=\{\mathrm{FFFF}, \mathrm{IY}\}$ |
| LDL pd,mn | ED | 00pd1101 | n | m |  |  | r |  | - | - | - | $\mathrm{pd}=\{\mathrm{FFFF}, \mathrm{mn}\}$ |
| LDL pd, (SP+n) | ED | 00pd0011 | n |  |  |  | r |  | - - | - | - | $\begin{aligned} \mathrm{pd} 0= & (\mathrm{SP}+\mathrm{n}) ; \mathrm{pd} 1=(\mathrm{SP}+\mathrm{d}+1) ; \\ & \mathrm{pd} 2=\mathrm{FF} ; \mathrm{pd} 3=\mathrm{FF} \end{aligned}$ |
| LDP (HL), HL | ED | 64 |  |  |  |  |  |  | - | - | - | $(\mathrm{HL})=\mathrm{L} ; \underset{\mathrm{A}[3: 0])}{(\mathrm{HL}+1)}=\mathrm{H} .(\operatorname{Addr}[19: 16]=$ |
| LDP (IX),HL | DD | 64 |  |  |  |  |  |  | - | - | - | $(I X)=L ;(I X+1)=H .(\operatorname{Addr}[19: 16]=$ |
| LDP (IY), HL | FD | 64 |  |  |  |  |  |  | - - | - | - | $\begin{gathered} (I Y)=L ;(I Y+1)=H .(\operatorname{Addr}[19: 16]= \\ A[3: 0]) \end{gathered}=$ |
| LDP (mn), HL | ED | 65 | ------- | ----m--- |  |  |  |  | - - | - | - | $\begin{gathered} (m n)=\mathrm{L} ;(\mathrm{mn}+1)=\mathrm{H} .(\operatorname{Addr}[19: 16]= \\ \mathrm{A}[3: 0]) \end{gathered}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | P | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDP (mn), IX | DD | 65 | ------- | ----m--- |  |  |  |  | - | - | - | $\begin{aligned} & (m n)=\text { IXL; }(m n+1)=\text { IXH. } \\ & (\text { Addr }[19: 16]=A[3: 0]) \end{aligned}$ |
| LDP (mn), IY | FD | 65 | ----n--- | ----m--- |  |  |  |  | - |  | - | $\begin{gathered} (m n)=\text { IYL; }(m n+1)=\text { IYH. } \\ (\text { Addr }[19: 16]=A[3: 0]) \end{gathered}$ |
| LDP HL, (HL) | ED | 6 C |  |  |  |  |  |  | - |  | - | $L=(H L) ; H=\underset{A[3: 0])}{(H L+1) .}(\operatorname{Addr}[19: 16]=$ |
| LDP HL,(IX) | DD | 6 C |  |  |  |  |  |  | - |  | - | $\mathrm{L}=(\mathrm{IX}) ; \mathrm{H}=\underset{\mathrm{A}[3: 0])}{(\mathrm{IX}+1) .} \text { (Addr[19:16] }=$ |
| LDP HL,(IY) | FD | 6 C |  |  |  |  |  |  | - |  | - | $\mathrm{L}=(\mathrm{IY}) ; \mathrm{H}=\underset{\mathrm{A}[3: 0])}{(\mathrm{I}+1) .} \text { (Addr[19:16] }=$ |
| LDP HL,(mn) | ED | 6D | ----n--- | ----m--- |  |  |  |  | - |  | - | $\mathrm{L}=(\mathrm{mn}) ; \mathrm{H}=\underset{\mathrm{A}[3: 0])}{(\mathrm{mn}+1) .} \text {. } \operatorname{Addr}[19: 16]=$ |
| LDP IX, (mn) | DD | 6D | ----n--- | ----m--- |  |  |  |  | - |  | - | $\begin{gathered} \text { IXL }=(m n) ; \text { IXH }=(m n+1) . \\ (\text { Addr }[19: 16]=A[3: 0]) \end{gathered}$ |
| LDP IY,(mn) | FD | 6D | ------- | ----m--- |  |  |  |  | - |  | - | $\begin{gathered} \text { IYL }=(m n) ; \text { IYH }=(m n+1) . \\ (\text { Addr }[19: 16]=A[3: 0]) \end{gathered}$ |
| LJP xpc,mn | C7 | ------- | ----m--- | --xpc-- |  |  |  |  | - | - | - | $\mathrm{XPCI}=x p \mathrm{c} ; \mathrm{XPCh}=0 ; \mathrm{PC}=\mathrm{mn}$ |
| LLCALL Ixpc,mn | 8F | ----n--- | ----m--- | ---xpl--- | ---xph--- |  |  |  | - |  | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{XPCh} ;(\mathrm{SP}-2)=\mathrm{XPCI} ;(\mathrm{SP}-3) \\ =\mathrm{PCH} ;(\mathrm{SP}-4)=\mathrm{PCL} ; \mathrm{XPCI}=\mathrm{xpl} ; \\ \text { XPCh }=\mathrm{xph} ; \mathrm{PC}=\mathrm{mn} ; \mathrm{SP}=\mathrm{SP}-4 \end{gathered}$ |
| LLJP cc, Ixpc,mn | ED | 110cc010 | ----n--- | ----m--- | ---xpl-- | ---xph-- |  |  | - |  | - | $\begin{gathered} \text { if }\{\mathrm{cc}\} \\ \mathrm{XPCI} \\ \mathrm{mn} \\ \mathrm{xpl} ; \mathrm{XPCh} \\ \mathrm{mn} \end{gathered}$ |
| LLJP cx,Ixpc,mn | ED | 101cx010 | ----n--- | ----m--- | ---xpl-- | ---xph-- |  |  | - | - | - | $\text { if }\{\mathrm{cx}\} \mathrm{XPCI}=\underset{\mathrm{mn}}{\mathrm{xpl} ; \mathrm{XPCh}}=\mathrm{xph} ; \mathrm{PC}=$ |
| LLJP Ixpc,mn | 87 | ------- | ----m--- | ---xpl--- | ---xph--- |  |  |  | - | - | - | XPCI $=$ xpl; $\times$ PCCh $=x p h ; P C=m n$ |
| LLRET | ED | 8B |  |  |  |  |  |  | - |  | - | $\begin{array}{r} \mathrm{PCL}=(\mathrm{SP}) ; \mathrm{PCH}=(\mathrm{SP}+1) ; \mathrm{XPCI}= \\ (\mathrm{SP}+2) ; \mathrm{XPCh}=(\mathrm{SP}+4) ; \mathrm{SP}=\mathrm{SP}+4 \end{array}$ |
| LRET | ED | 45 |  |  |  |  |  |  | - |  | - | $\begin{gathered} \mathrm{PCL}=(\mathrm{SP}) ; \mathrm{PCH}=(\mathrm{SP}+1) ; \mathrm{XPCI}= \\ (\mathrm{SP}+2) ; \mathrm{XPCh}=0 ; \mathrm{SP}=\mathrm{SP}+3 \end{gathered}$ |
| LSDDR | ED | D8 |  |  |  |  |  | s | - | * | - | $\begin{aligned} (\mathrm{DE})= & (\mathrm{HL}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{DE}=\mathrm{DE}-1 ; \\ & \text { repeat while }\{\mathrm{BC}!=0\} \end{aligned}$ |
| LSDR | ED | F8 |  |  |  |  |  | s | - | * | - | $\begin{gathered} (\mathrm{DE})=(\mathrm{HL}) ; \mathrm{BC}=\mathrm{BC}-1 ; \mathrm{DE}=\mathrm{DE}-1 ; \\ \mathrm{HL}=\mathrm{HL}-1 ; \text { repeat while }\{\mathrm{BC}!=0\} \end{gathered}$ |
| LSIDR | ED | D0 |  |  |  |  |  | s | - | * | - | $\begin{gathered} (\mathrm{DE})= \\ \\ \text { repeat while }\{\mathrm{HC}) ; \mathrm{BC}=\mathrm{BC} \text { ! }=0\} \end{gathered}$ |
| LSIR | ED | F0 |  |  |  |  |  | s | - | * | - | $\begin{gathered} (D E)=(H L) ; B C=B C-1 ; D E=D E+1 ; \\ H L=H L+1 ; \text { repeat while }\{B C!=0\} \end{gathered}$ |
| MUL | F7 |  |  |  |  |  |  |  | - | - | - | $\mathrm{HL}: \mathrm{BC}=\mathrm{BC}$ * DE |
| MULU | A7 |  |  |  |  |  |  |  | - | - | - | $H L: B C=B C$ * DE (unsigned) |
| NEG | ED | 44 |  |  |  |  | fr |  | * | v | * | $\mathrm{A}=0-\mathrm{A}$ |
| NEG BCDE | DD | 4D |  |  |  |  |  |  | * | v | * | $B C D E=0-B C D E$ |
| NEG HL | 4D |  |  |  |  |  | fr |  | * | v | * | $\mathrm{HL}=0-\mathrm{HL}$ |
| NEG JKHL | FD | 4D |  |  |  |  |  |  | * | v | * | JKHL $=0-\mathrm{JKHL}$ |
| NOP | 00 |  |  |  |  |  |  |  | - | - | - | No operation |
| OR (HL) | B6 |  |  |  |  |  | $f r$ | s | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid(\mathrm{HL})$ |
| OR (HL) | 7F | B6 |  |  |  |  | $f r$ | s | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid(\mathrm{HL})$ |
| OR (IX+d) | DD | B6 | ----d--- |  |  |  | fr | s | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid(\mathrm{IX}+\mathrm{d})$ |
| OR (IY+d) | FD | B6 | -------- |  |  |  | fr | s | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid(\mathrm{Y}+\mathrm{d})$ |
| OR HL, DE | EC |  |  |  |  |  | fr |  | * | P | 0 | $H L=H L \mid D E$ |
| OR IX,DE | DD | EC |  |  |  |  |  |  | * | P | 0 | $I X=I X \mid D E$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OR IY,DE | FD | EC |  |  |  |  |  |  | * | * | P | 0 | $I Y=I Y \mid D E$ |
| OR JKHL,BCDE | ED | F6 |  |  |  |  | fr |  | * | * | P | 0 | $\mathrm{JKHL}=\mathrm{JKHL} \mid$ BCDE |
| OR n | F6 | ------- |  |  |  |  | $f r$ |  | * | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid \mathrm{n}$ |
| OR r | 10110-r- |  |  |  |  |  | fr |  | * | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid \mathrm{r}$ |
| OR A | B7 |  |  |  |  |  | $f r$ |  | * | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid \mathrm{A}$ |
| OR r | 7F | 10110-r- |  |  |  |  | fr |  | * | * | P | 0 | $\mathrm{A}=\mathrm{A} \mid \mathrm{r}$ |
| POP IP | ED | 7E |  |  |  |  |  |  | - | - | - | - | $\mathrm{P}=(\mathrm{SP}) ; \mathrm{SP}=\mathrm{SP}+1$ |
| POP IX | DD | E1 |  |  |  |  |  |  | - | - | - | - | $\mathrm{IXL}=(\mathrm{SP}) ; \mathrm{IXH}=(\mathrm{SP}+1) ; \mathrm{SP}=\mathrm{SP}+2$ |
| POP IY | FD | E1 |  |  |  |  |  |  | - | - | - | - | $\mathrm{IYL}=(\mathrm{SP}) ; \mathrm{IYH}=(\mathrm{SP}+1) ; \mathrm{SP}=\mathrm{SP}+2$ |
| POP BCDE | DD | F1 |  |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{E}=(\mathrm{SP}) ; \mathrm{D}=(\mathrm{SP}+1) ; \mathrm{C}=(\mathrm{SP}+2) ; \mathrm{B}= \\ (\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{gathered}$ |
| POP JKHL | FD | F1 |  |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{L}=(\mathrm{SP}) ; \mathrm{H}=(\mathrm{SP}+1) ; \mathrm{K}=(\mathrm{SP}+2) ; \mathrm{J}= \\ (\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{gathered}$ |
| POP SU | ED | 6 E |  |  |  |  |  |  | - | - | - | - | SU $=(\mathrm{SP}) ; \mathrm{SP}=\mathrm{SP}+1$ |
| POP zz | 11zz0001 |  |  |  |  |  | r |  | - | - | - | - | zzl $=(\mathrm{SP}) ; \mathrm{zzh}=(\mathrm{SP}+1) ; \mathrm{SP}=\mathrm{SP}+2$ |
| POP pd | ED | 11pd0001 |  |  |  |  | r |  | - | - | - | - | $\begin{gathered} \mathrm{pd} 0=(\mathrm{SP}) ; \mathrm{pd} 1=(\mathrm{SP}+1) ; \mathrm{pd} 2= \\ (\mathrm{SP}+2) ; \mathrm{pd} 3=(\mathrm{SP}+3) ; \mathrm{SP}=\mathrm{SP}+4 \end{gathered}$ |
| PUSH IP | ED | 76 |  |  |  |  |  |  | - | - | - | - | $(\mathrm{SP}-1)=\mathrm{IP} ; \mathrm{SP}=\mathrm{SP}-1$ |
| PUSH IX | DD | E5 |  |  |  |  |  |  | - | - | - | - | $(\mathrm{SP}-1)=\mathrm{IXH} ;(\mathrm{SP}-2)=\mathrm{IXL} ; \mathrm{SP}=\mathrm{SP}-2$ |
| PUSH IY | FD | E5 |  |  |  |  |  |  | - | - | - | - | $(\mathrm{SP}-1)=\mathrm{IYH} ;(\mathrm{SP}-2)=\mathrm{IYL}$; SP = SP-2 |
| PUSH BCDE | DD | F5 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{B} ;(\mathrm{SP}-2)=\mathrm{C} ;(\mathrm{SP}-3)=\mathrm{D} ; \\ (\mathrm{SP}-4)=\mathrm{E} ; \mathrm{SP}=\mathrm{SP}-4 \end{gathered}$ |
| PUSH JKHL | FD | F5 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{J} ;(\mathrm{SP}-2)=\mathrm{K} ;(\mathrm{SP}-3)=\mathrm{H} ; \\ (\mathrm{SP}-4)=\mathrm{L} ; \mathrm{SP}=\mathrm{SP}-4 \end{gathered}$ |
| PUSH mn | ED | A5 | ------- | ----m--- |  |  |  |  | - | - | - | - | $(\mathrm{SP}-1)=\mathrm{m} ;(\mathrm{SP}-2)=\mathrm{n} ; \mathrm{SP}=\mathrm{SP}-2$ |
| PUSH ps | ED | 11ps0101 |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{ps} 3 ;(\mathrm{SP}-2)=\mathrm{ps} 2 ;(\mathrm{SP}-3)= \\ \mathrm{ps} 1 ;(\mathrm{SP}-4)=\mathrm{psO} ; \mathrm{SP}=\mathrm{SP}-4 \end{gathered}$ |
| PUSH SU | ED | 66 |  |  |  |  |  |  | - | - | - | - | $(S P-1)=S U ; S P=S P-1$ |
| PUSH zz | 11zz0101 |  |  |  |  |  |  |  | - | - | - | - | $(S P-1)=z z h ;(S P-2)=z z l ; S P=S P-2$ |
| RDMODE | ED | 7F |  |  |  |  |  |  | - | - | - | * | $\mathrm{CF}=\mathrm{SU}[0]$ |
| RES b, (HL) | CB | 10-b-110 |  |  |  |  |  | d | - | - | - | - | $(\mathrm{HL})=(\mathrm{HL}) \& \sim$ bit |
| RES b, (IX+d) | DD | CB | ----d--- | 10-b-110 |  |  |  | d | - | - | - | - | $(\mathrm{I}+\mathrm{d})=(\mathrm{IX}+\mathrm{d}) \& \sim \mathrm{bit}$ |
| RES b, (IY+d) | FD | CB | ------- | 10-b-110 |  |  |  | d | - | - | - | - | $(\mathrm{Y}+\mathrm{d})=(\mathrm{I}+\mathrm{d})$ \& $\sim \mathrm{bit}$ |
| RES b,r | CB | 10-b-r- |  |  |  |  | r |  | - | - | - | - | $r=r$ \& bit |
| RET | C9 |  |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} \mathrm{PCL}=(\mathrm{SP}) ; \underset{\mathrm{SP}+2}{ } \mathrm{PCH}=(\mathrm{SP}+1) ; \mathrm{SP}= \\ \hline \end{gathered}$ |
| RET f | 11-f-000 |  |  |  |  |  |  |  | - | - | - | - | $\text { if }\{f\} \mathrm{PCL}=(\mathrm{SP}) ; \mathrm{PCH}=(\mathrm{SP}+1) ; \mathrm{SP}=$ |
| RETI | ED | 4D |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} \mathrm{IP}=(\mathrm{SP}) ; \mathrm{PCL}=(\mathrm{SP}+1) ; \mathrm{PCH}= \\ (\mathrm{SP}+2) ; \mathrm{SP}=\mathrm{SP}+3 \end{gathered}$ |
| RL (HL) | CB | 16 |  |  |  |  | f | b | * | * | P | * | $\{\mathrm{CF},(\mathrm{HL})\}=\{(\mathrm{HL}), \mathrm{CF}\}$ |
| RL (IX+d) | DD | CB | ------- | 16 |  |  | f | b | * | * | P | * | $\{C F,(1 X+d)\}=\{(1 X+d), C F\}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RL ( $\mathrm{I} Y+\mathrm{d}$ ) | FD | CB | ----d--- | 16 |  |  | f | b | * | * | P | * | $\{C F,(1 Y+d)\}=\{(\mathrm{Y}+\mathrm{d}), \mathrm{CF}\}$ |
| RL DE | F3 |  |  |  |  |  | fr |  | * | * | P | * | $\{C F, D E\}=\{D E, C F\}$ |
| RL r | CB | 00010-r- |  |  |  |  | $f r$ |  | * | * | P | * | $\{C F, r\}=\{r, C F\}$ |
| RL bb,BCDE | DD | 011010bb |  |  |  |  | fr |  | * | * | P | * | $\begin{aligned} & \{C F, B C D E\}=\{B C D E, C F\} ; b b=b b-1 ; \\ & \text { repeat while bb! }=0 \end{aligned}$ |
| RL bb,JKHL | FD | 011010bb |  |  |  |  | fr |  | * | * | P | * | $\begin{aligned} & \{\mathrm{CF}, \mathrm{JKHL}\} \\ & \text { repeat while }\{\mathrm{JKH}!=0 \end{aligned}$ |
| RL BC | 62 |  |  |  |  |  | fr |  | * | * | P | * | $\{C F, B C\}=\{B C, C F\}$ |
| RL HL | 42 |  |  |  |  |  | fr |  | * | * | P | * | $\{\mathrm{CF}, \mathrm{HL}\}=\{\mathrm{HL}, \mathrm{CF}\}$ |
| RLA | 17 |  |  |  |  |  | $f r$ |  | - | - | - | * | $\{C F, A\}=\{\mathrm{A}, \mathrm{CF}\}$ |
| RLB A,BCDE | DD | 6 F |  |  |  |  |  |  | - | - | - | - | $\{\mathrm{A}, \mathrm{BCDE}\}=\{\mathrm{BCDE}, \mathrm{A}\}$ |
| RLB A, JKHL | FD | 6 F |  |  |  |  |  |  | - | - | - | - | $\{\mathrm{A}, \mathrm{JKHL}\}=\{\mathrm{JKHL}, \mathrm{A}\}$ |
| RLC (HL) | CB | 06 |  |  |  |  | f | b | * | * | P | * | $(\mathrm{HL})=\{(\mathrm{HL})[6,0],(\mathrm{HL})[7]\} ; \mathrm{CF}=(\mathrm{HL})[7]$ |
| RLC ( $\mathrm{IX}+\mathrm{d}$ ) | DD | CB | ----d--- | 06 |  |  | f | b | * | * | P | * | $\underset{(\mathrm{IX}+\mathrm{d})=}{\{(\mathrm{IX}+\mathrm{d})[6,0],(\mathrm{IX}+\mathrm{d})[7]\} ; C F=}(\mathrm{IX}+\mathrm{d})[7] \mathrm{Cl}=$ |
| RLC $(1 \mathrm{Y}+\mathrm{d})$ | FD | CB | ----d--- | 06 |  |  | f | b | * | * | P | * | $\begin{gathered} (I Y+d)=\{(I Y+d)[6,0],(I Y+d)[7]\} ; C F= \\ (I Y+d)[7] \end{gathered}$ |
| RLC r | CB | 00000-r- |  |  |  |  | $f r$ |  | * | * | P | * | $r=\{r[6,0], r[7]\} ; C F=r[7]$ |
| RLC 8,BCDE | DD | 4F |  |  |  |  |  |  | - | - | - | - | $B C D E=\{C D E, B\}$ |
| RLC 8,JKHL | FD | 4F |  |  |  |  |  |  | - | - | - | - | JKHL $=\{\mathrm{KHL}, \mathrm{J}\}$ |
| RLC bb,BCDE | DD | 010010bb |  |  |  |  | fr |  | * | * | P | * | $B C D E=\{B C D E[30,0], B[7]\} ; C F=B[7] ;$ $\mathrm{bb}=\mathrm{bb}-1$; repeat while $\mathrm{bb}!=0$ |
| RLC bb,JKHL | FD | 010010bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{JKHL}=\{\mathrm{JKHL}[30,0], \mathrm{J}[7]\} ; \mathrm{CF}=\mathrm{J}[7] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb!}=0 \end{gathered}$ |
| RLC BC | 60 |  |  |  |  |  | fr |  | * | * | P | * | $B C=\{B C[14,0], B[7]\} ; C F=B[7]$ |
| RLC DE | 50 |  |  |  |  |  | fr |  | * | * | P | * | $D E=\{D E[14,0], D[7]\} ; C F=D[7]$ |
| RLCA | 07 |  |  |  |  |  | fr |  | - | - | - | * | $A=\{A[6,0], A[7]\} ; C F=A[7]$ |
| RR (HL) | CB | 1E |  |  |  |  | f | b | * | * | P | * | $\{(\mathrm{HL}), \mathrm{CF}\}=\{\mathrm{CF},(\mathrm{HL})\}$ |
| RR (IX+d) | DD | CB | ----d--- | 1E |  |  | f | b | * | * | P | * | $\{(I X+d), C F\}=\{C F,(I X+d)\}$ |
| $R \mathrm{R}(\mathrm{IY}+\mathrm{d})$ | FD | CB | ------- | 1E |  |  | f | b | * | * | P | * | $\{(I Y+d), C F\}=\{C F,(I Y+d)\}$ |
| RR BC | 63 |  |  |  |  |  | f |  | * | * | P | * | $\{B C, C F\}=\{C F, B C\}$ |
| RR DE | FB |  |  |  |  |  | f |  | * | * | P | * | $\{\mathrm{DE}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{DE}\}$ |
| RR HL | FC |  |  |  |  |  | f |  | * | * | P | * | $\{\mathrm{HL}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{HL}\}$ |
| RR IX | DD | FC |  |  |  |  | f |  | * | * | P | * | $\{I X, C F\}=\{C F, I X\}$ |
| RR IY | FD | FC |  |  |  |  | f |  | * | * | P | * | $\{I Y, C F\}=\{C F, I Y\}$ |
| RR r | CB | 00011-r- |  |  |  |  | fr |  | * | * | P | * | $\{r, C F\}=\{C F, r\}$ |
| RR bb,BCDE | DD | 011110bb |  |  |  |  | $f r$ |  | * | * | P | * | $\{B C D E, C F\}=\{C F, B C D E\} ; b b=b b-1$; repeat while bb! $=0$ |
| RR bb, JKHL | FD | 011110bb |  |  |  |  | fr |  | * | * | P | * | $\{\mathrm{JKHL}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{JKHL}\} ; \mathrm{bb}=\mathrm{bb}-1 ;$ $\text { repeat while bb! }=0$ |
| RRA | 1F |  |  |  |  |  | fr |  | - | - | - | * | $\{\mathrm{A}, \mathrm{CF}\}=\{\mathrm{CF}, \mathrm{A}\}$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RRB A,BCDE | DD | 7 F |  |  |  |  |  |  | - | - | - | - | $\{A, B C D E\}=\{E, A, B C D\}$ |
| RRB A,JKHL | FD | 7F |  |  |  |  |  |  | - | - | - | - | $\{\mathrm{A}, \mathrm{JKHL}\}=\{\mathrm{L}, \mathrm{A}, \mathrm{JKH}\}$ |
| RRC (HL) | CB | OE |  |  |  |  | f | b | * | * | P | * | $(\mathrm{HL})=\{(\mathrm{HL})[0],(\mathrm{HL})[7,1]\} ; \mathrm{CF}=(\mathrm{HL})[0]$ |
| RRC (IX+d) | DD | CB | ----d--- | OE |  |  | f | b | * | * | P | * | $\begin{gathered} (\mathrm{IX}+\mathrm{d})=\left\{\begin{array}{c} \{(\mathrm{IX}+\mathrm{d})[0],(I X+d)[7,1]\} ; C F= \\ (I X+d)[0] \end{array},\right. \end{gathered}$ |
| RRC (IY+d) | FD | CB | ----d--- | OE |  |  | f | b | * | * | P | * | $\underset{(I Y+d)=}{\{(I Y+d)[0],(I Y+d)[7,1]\} ; C F=}([0])$ |
| RRCr | CB | 00001-r- |  |  |  |  | fr |  | * | * | P | * | $r=\{r[0], r[7,1]\} ; C F=r[0]$ |
| RRC 8,BCDE | DD | 5F |  |  |  |  |  |  | - | - | - | - | $B C D E=\{E, B C D\}$ |
| RRC 8,JKHL | FD | 5F |  |  |  |  |  |  | - | - | - | - | $\mathrm{JKHL}=\{\mathrm{L}, \mathrm{JKH}\}$ |
| RRC bb,BCDE | DD | 010110bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{BCDE}=\{\mathrm{B}[7], \mathrm{BCDE[31,1]} \mathrm{\} ;CF=E[0];} \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb! }=0 \end{gathered}$ |
| RRC bb, JKHL | FD | 010110bb |  |  |  |  | fr |  | * | * | P | * | JKHL = \{J[7],JKHL[31, 1]\}; CF = L[0]; $\mathrm{bb}=\mathrm{bb}-1$; repeat while $\mathrm{bb}!=0$ |
| RRC BC | 61 |  |  |  |  |  | fr |  | * | * | P | * | $B C=\{B[0], B C[15,1]\} ; C F=C[0]$ |
| RRC DE | 51 |  |  |  |  |  | fr |  | * | * | P | * | $D E=\{D[0], D E[15,1]\} ; C F=E[0]$ |
| RRCA | OF |  |  |  |  |  | fr |  | - | - | - | * | $\mathrm{A}=\{\mathrm{A}[0], \mathrm{A}[7,1]\} ; \mathrm{CF}=\mathrm{A}[0]$ |
| RST v | 11-v-111 |  |  |  |  |  |  |  | - | - | - | - | $\begin{gathered} (\mathrm{SP}-1)=\mathrm{PCH} ;(\mathrm{SP}-2)=\mathrm{PCL} ; \mathrm{SP}=\mathrm{SP} \\ -2 ; \mathrm{PC}=\{\mathrm{R}, 0, \mathrm{v}, 0000\} \end{gathered}$ |
| SBC A,(HL) | 9 E |  |  |  |  |  | $f r$ | s | * | * | V | * | $A=A-(H L)-C F$ |
| SBC A,(HL) | 7F | 9 E |  |  |  |  | fr | s | * | * | V | * | $A=A-(H L)-C F$ |
| SBC A,n | DE | ----n--- |  |  |  |  | fr |  | * | * | V | * | $\mathrm{A}=\mathrm{A}-\mathrm{n}-\mathrm{CF}$ |
| SBC A,r | 10011-r- |  |  |  |  |  | fr |  | * | * | V | * | $A=A-r-C F$ |
| SBC A,r | 7F | 10011-r- |  |  |  |  | fr |  | * | * | V | * | $A=A-r-C F$ |
| SBC HL, ss | ED | 01ss0010 |  |  |  |  | fr |  | * | * | V | * | HL = HL - ss - CF |
| SBC (IX+d) | DD | 9 E | ----d--- |  |  |  | fr | s | * | * | V | * | A $=\mathrm{A}-(\mathrm{IX}+\mathrm{d})-\mathrm{CF}$ |
| SBC (IY+d) | FD | 9 E | ----d--- |  |  |  | fr | s | * | * | V | * | $A=A-(I Y+d)-C F$ |
| SBOX A | ED | 02 |  |  |  |  | r |  | - | - | - | - | $\mathrm{A}=\operatorname{sbox}(\mathrm{A})$ |
| SCF | 37 |  |  |  |  |  | f |  | - | - | - | 1 | $C F=1$ |
| SET b, (HL) | CB | 11-b-110 |  |  |  |  |  | b | - | - | - | - | $(\mathrm{HL})=(\mathrm{HL}) \mid$ bit |
| SET b, (IX+d) | DD | CB | ----d--- | 11-b-110 |  |  |  | b | - | - | - | - | $(\mathrm{IX}+\mathrm{d})=(\mathrm{IX}+\mathrm{d}) \mid$ bit |
| SET b, (IY+d) | FD | CB | ----d--- | 11-b-110 |  |  |  | b | - | - | - | - | $(\mathrm{I}+\mathrm{d})=(\mathrm{I}+\mathrm{d}) \mid$ bit |
| SET b,r | CB | 11-b-r- |  |  |  |  | r |  | - | - | - | - | $r=r \mid$ bit |
| SETSYSP mn | ED | B1 | n | m |  |  |  |  | - | - | - | - | $\begin{aligned} & \mathrm{SU}=\{\mathrm{SU}[1: 0], \mathrm{SU}[7: 2]\} ; \mathrm{tmpl}=(\mathrm{SP}) ; \\ & \mathrm{tmph}==(\mathrm{SP}+1) ; \mathrm{SP}=\mathrm{SP}+2 \text {; if }\{\mathrm{tmp}!= \\ &\mathrm{mn}\} \text { System Violation } \end{aligned}$ |
| SETUSR | ED | 6 F |  |  |  |  |  |  | - | - | - | - | $S U=\{S U[5: 0], 01\}$ |
| SETUSRP mn | ED | BF | n | m |  |  |  |  | - | - | - | - | $\begin{gathered} S U=\{S U[7: 2], 01\} ;(S P-1)=m ;(S P- \\ 2)=n ; S P=S P-2 \end{gathered}$ |
| SLA (HL) | CB | 26 |  |  |  |  | f | b | * | * | P | * | $(\mathrm{HL})=\{(\mathrm{HL})[6,0], 0\} ; \mathrm{CF}=(\mathrm{HL})[7]$ |
| SLA (IX+d) | DD | CB | ----d--- | 26 |  |  | f | b | * | * | P | * | $(\mathrm{IX}+\mathrm{d})=\{(\mathrm{IX}+\mathrm{d})[6,0], 0\} ; \mathrm{CF}=(\mathrm{IX}+\mathrm{d})[7]$ |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SLA ( $1 \mathrm{Y}+\mathrm{d}$ ) | FD | CB | ----d--- | 26 |  |  | f | b | * | * | P | * | $(\mathrm{I}+\mathrm{d})=\{(1 \mathrm{Y}+\mathrm{d})[6,0], 0\} ; C F=(1 \mathrm{Y}+\mathrm{d})[7]$ |
| SLA r | CB | 00100-r- |  |  |  |  | $f r$ |  | * | * | P | * | $r=\{r[6,0], 0\} ; C F=r[7]$ |
| SLA bb,BCDE | DD | 100010bb |  |  |  |  | $f r$ |  | * | * | P | * | $\begin{gathered} B C D E=\{B C D E[30,0], 0\} ; C F=B[7] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb!}=0 \end{gathered}$ |
| SLA bb,JKHL | FD | 100010bb |  |  |  |  | fr |  | * | * | P | * | $\begin{aligned} & \text { JKHL }=\{\mathrm{JKHL}[30,0], 0\} ; \mathrm{CF}=\mathrm{J}[7] ; \\ & \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb! }=0 \end{aligned}$ |
| SLL bb,BCDE | DD | 101010bb |  |  |  |  | fr |  | * | * | P | * | $B C D E=\{B C D E[30,0], 0\} ; C F=B[7] ;$ $\mathrm{bb}=\mathrm{bb}-1 \text {; repeat while } \mathrm{bb}!=0$ |
| SLL bb,JKHL | FD | 101010bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{JKHL}=\{\mathrm{JKHL}[30,0], 0\} ; \mathrm{CF}=\mathrm{J}[7] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb!}=0 \end{gathered}$ |
| SRA (HL) | CB | 2E |  |  |  |  | f | b | * | * | P | * | $(\mathrm{HL})=\{(\mathrm{HL})[7],(\mathrm{HL})[7,1]\} ; \mathrm{CF}=(\mathrm{HL})[0]$ |
| SRA (IX+d) | DD | CB | ----d--- | 2E |  |  | f | b | * | * | P | * | $\begin{gathered} (\mathrm{IX}+\mathrm{d})= \\ \{(\mathrm{IX}+\mathrm{d})[7],(\mathrm{IX}+\mathrm{d})[7,1]\} ; C F= \\ (\mathrm{IX}+\mathrm{d})[0] \end{gathered}$ |
| SRA (IY+d) | FD | CB | ----d--- | 2 E |  |  | f | b | * | * | P | * | $\begin{gathered} (I \mathrm{Y}+\mathrm{d})=\{(\mathrm{IY}+\mathrm{d})[7],(I \mathrm{Y}+\mathrm{d})[7,1]\} ; C F= \\ (I \mathrm{Y}+\mathrm{d})[0] \end{gathered}$ |
| SRA r | CB | 00101-r- |  |  |  |  | fr |  | * | * | P | * | $r=\{r[7], r[7,1]\} ; C F=r[0]$ |
| SRA bb,BCDE | DD | 100110bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{BCDE}=\{\mathrm{B}[7], \mathrm{BCDE}[31,1]\} ; \mathrm{CF}=\mathrm{E}[0] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while } \mathrm{bb}!=0 \end{gathered}$ |
| SRA bb, JKHL | FD | 100110bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{JKHL}=\{\mathrm{J}[7], \mathrm{JKHL}[31,1]\} ; \mathrm{CF}=\mathrm{L}[0] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb! }=0 \end{gathered}$ |
| SYSRET | ED | 83 |  |  |  |  |  |  | - | - | - | - | $\begin{aligned} \mathrm{SU}= & (\mathrm{SP}) ; \mathrm{PCI}=(\mathrm{SP}+1) ; \mathrm{PCh}= \\ & (\mathrm{SP}+2) ; \mathrm{SP}=\mathrm{SP}+3 \end{aligned}$ |
| SRL bb,BCDE | DD | 101110bb |  |  |  |  | fr |  | * | * | P | * | $B C D E=\{0, B C D E[31,1]\} ; C F=E[0] ;$ $\mathrm{bb}=\mathrm{bb}-1 \text {; repeat while } \mathrm{bb}!=0$ |
| SRL bb,JKHL | FD | 101110bb |  |  |  |  | fr |  | * | * | P | * | $\begin{gathered} \mathrm{JKHL}=\{0, \mathrm{JKHL}[31,1]\} ; \mathrm{CF}=\mathrm{L}[0] ; \\ \mathrm{bb}=\mathrm{bb}-1 ; \text { repeat while bb!}=0 \end{gathered}$ |
| SRL (HL) | CB | 3E |  |  |  |  | f | b | * | * | P | * | $(\mathrm{HL})=\{0,(\mathrm{HL})[7,1]\} ; \mathrm{CF}=(\mathrm{HL})[0]$ |
| SRL (IX+d) | DD | CB | ----d--- | 3 E |  |  | f | b | * | * | P | * | $(1 X+d)=\{0,(1 X+d)[7,1]\} ; C F=(I X+d)[0]$ |
| SRL (IY+d) | FD | CB | ----d--- | 3 E |  |  | f | b | * | * | P | * | $(1 \mathrm{Y}+\mathrm{d})=\{0,(\mathrm{Y}+\mathrm{d})[7,1]\} ; \mathrm{CF}=(\mathrm{IY}+\mathrm{d})[0]$ |
| SRL r | CB | 00111-r- |  |  |  |  | fr |  | * | * | P | * | $r=\{0, r[7,1]\} ; C F=r[0]$ |
| SUB (HL) | 96 |  |  |  |  |  | fr | s | * | * | V | * | A $=\mathrm{A}-(\mathrm{HL})$ |
| SUB (HL) | 7F | 96 |  |  |  |  | fr | s | * | * | V | * | $A=A-(H L)$ |
| SUB (IX+d) | DD | 96 | ----d--- |  |  |  | fr | s | * | * | V | * | A $=\mathrm{A}-(\mathrm{I} \mathrm{X}+\mathrm{d})$ |
| SUB (IY+d) | FD | 96 | ----d--- |  |  |  | fr | s | * | * | V | * | $A=A-(I Y+d)$ |
| SUB HL,DE | 55 |  |  |  |  |  | fr |  | - | - | - | * | $H L=H L-D E$ |
| SUB HL,JK | 45 |  |  |  |  |  | fr |  | - | - | - | * | HL = HL - JK |
| SUB JKHL, BCDE | ED | D6 |  |  |  |  | fr |  | - | - | - | * | $J K H L=J K H L-B C D E$ |
| SUB n | D6 | ------- |  |  |  |  | fr |  | * | * | V | * | $A=A-n$ |
| SUB r | 10010-r- |  |  |  |  |  | fr |  | * | * | V | * | $\mathrm{A}=\mathrm{A}-\mathrm{r}$ |
| SUB r | 7F | 10010-r- |  |  |  |  | fr |  | * | * | V | * | $A=A-r$ |
| SURES | ED | 7D |  |  |  |  |  |  | - | - | - | - | SU = \{SU[1:0], SU[7:2] $\}$ |
| SYSCALL | ED | 75 |  |  |  |  |  |  | - | - | - | - | $\begin{aligned} (\mathrm{SP}-1) & =\mathrm{PCH} ;(\mathrm{SP}-2)=\mathrm{PCL} ; \mathrm{SP}=\mathrm{SP} \\ & -2 ; \mathrm{PC}=\{\mathrm{R}, 01100000\} \end{aligned}$ |
| TEST BC | ED | 4 C |  |  |  |  | f |  | * | * | P | 0 | BC\|0 |
| TEST BCDE | DD | 5 C |  |  |  |  | f |  | * | * | P | 0 | BCDE 10 |


| Instruction | Opcode byte 1 | Opcode byte 2 | Opcode byte 3 | Opcode byte 4 | Opcode byte 5 | Opcode byte 6 | AD | 10 | S | Z | PV | C | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEST HL | 4C |  |  |  |  |  | f |  | * | * | P | 0 | HL\| 0 |
| TEST IX | DD | 4 C |  |  |  |  | f |  | * | * | P | 0 | IX\|0 |
| TEST IY | FD | 4 C |  |  |  |  | f |  | * | * | P | 0 | IY\|0 |
| TEST JKHL | FD | 5 C |  |  |  |  | f |  | * | * | P | 0 | JKHL 10 |
| UMA | ED | C0 |  |  |  |  |  | - | - | - | - | * | $\begin{aligned} & \{C F: D E \cdot:(H L)\}=(I X)+[(I Y) * D E+D E \prime \\ & +C F] ; B C=B C-1 ; I X=I X+1 ; I Y= \\ & I Y+1 ; H L=H L+1 ; \text { repeat while } B C!=0 \end{aligned}$ |
| UMS | ED | C8 |  |  |  |  |  | - | - | - | - | * | \{CF:DE:(HL) $=(I X)-[(I Y) * D E+D E \prime+$ CF]; $B C=B C-1 ; I X=I X+1 ; I Y=I Y+1$; $\mathrm{HL}=\mathrm{HL}+1$; repeat while $\mathrm{BC}!=0$ |
| XOR (HL) | AE |  |  |  |  |  | fr | s | * | * | P | 0 | $\mathrm{A}=[\mathrm{A} \& \sim(\mathrm{HL})] \mid[\sim \mathrm{A}$ \& (HL) $]$ |
| XOR (HL) | 7F | AE |  |  |  |  | $f r$ | s | * | * | P | 0 | $A=[A \& \sim(H L)] \mid[\sim A \&(H L)]$ |
| XOR HL, DE | 54 |  |  |  |  |  | fr |  | * | * | P | 0 | $\mathrm{HL}=\mathrm{HL}^{\wedge} \mathrm{DE}$ |
| XOR (IX+d) | DD | AE | ------- |  |  |  | $f r$ | s | * | * | P | 0 | $A=[A \& \sim(1 X+d)] \mid[\sim A ~ \& ~(I X+d)]$ |
| XOR (IY+d) | FD | AE | ------- |  |  |  | fr | s | * | * | P | 0 | $A=[A \& \sim(1 Y+d)] \mid[\sim A ~ \& ~(I Y+d)]$ |
| XOR JKHL, BCDE | ED | EE |  |  |  |  | fr |  | * | * | P | 0 | JKHL $=$ JKHL ^ BCDE |
| XOR n | EE | ------- |  |  |  |  | fr |  | * | * | P | 0 |  |
| XOR r | 10101-r- |  |  |  |  |  | fr |  | * | * | P | 0 | $A=[A \& \sim r] \mid[\sim A \& r]$ |
| XOR r | 7F | 10101-r- |  |  |  |  | fr |  | * | * | P | 0 | $A=[A \& \sim r] \mid[\sim A \& r]$ |

## Chapter 5. Opcode Map

This chapter lets you look up an instruction mnemonic by its opcode. There are two main pages, one for Rabbit 2000 and 3000 processors and one for the Rabbit 4000 and newer Rabbit processors. The main pages are followed by the prefix pages: ED, DD, FD, CB, DD-CB, FD-CB, 6D and 7F. Below are links to the various pages.
"Main Page, Rabbit 3000 Mode"
"Main Page, Rabbit 4000 Mode"
"ED Page"
"DD Page"
"FD Page"
"CB Page"
"DD-CB Page"
"FD-CB Page"
" 6 D Page"
"7F Page, Rabbit 4000 Mode"

This is the main page for the Rabbit 2000 and Rabbit 3000. It is also the main page for the Rabbit 4000 and newer Rabbit processors when in Rabbit 3000 compatibility mode (i.e., the mode the processor boots up in.)

This is the main page is for the Rabbit 4000 and newer Rabbit processors; Rabbit 2000 and 3000 opcodes are not included.

Main Page, Rabbit 3000 Mode

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | LD BC, mn | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{BC}), \mathrm{A} \end{aligned}$ | INC BC | INC B | DEC B | LD B, n | RLCA | $\begin{aligned} & \text { EX AF, } \\ & \text { AF }^{\prime} \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { HL, BC } \end{aligned}$ | LD A, (BC) | DEC BC | INC C | DEC C | LD C, n | RRCA |
| 1 | DJNZ <br> label | LD DE, $\mathrm{mn}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{DE}), \mathrm{A} \end{aligned}$ | INC DE | INC D | DEC D | LD D, n | RLA | JR <br> label | ADD <br> HL, DE | $\begin{aligned} & \text { LD A, } \\ & \text { (DE) } \end{aligned}$ | DEC DE | INC E | DEC E | LD E, n | RRA |
| 2 | JR NZ, label | $\begin{aligned} & \text { LD HL, } \\ & \text { mn } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{H} \end{aligned}$ | INC HL | INC H | DEC H | LD H, n | $\begin{aligned} & \text { ADD } \\ & \text { SP, d } \end{aligned}$ | JR Z, label | ADD HL, HL | $\begin{aligned} & \text { LD HL, } \\ & \text { (mn) } \end{aligned}$ | DEC HL | INC L | DEC L | LD L, n | CPL |
| 3 | JR NC, label | $\begin{aligned} & \mathrm{LD} \text { SP, } \\ & \mathrm{mn} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{A} \end{aligned}$ | INC SP | $\begin{aligned} & \text { INC } \\ & \text { (HL) } \end{aligned}$ | DEC <br> (HL) | LD <br> (HL), <br> n | SCF | JR C, <br> label | $\begin{aligned} & \text { ADD } \\ & \text { HL, SP } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { A, (mn) } \end{aligned}$ | DEC SP | INC A | DEC A | LD A, n | CCF |
| 4 | LD B,B | LD B, C | LD B, D | LD B, E | LD B, H | LD B, L | $\begin{aligned} & \text { LD B, } \\ & \text { (HL) } \end{aligned}$ | LD B, A | LD C, B | LD C, C | LD C, D | LD C, E | LD C, H | LD C, L | $\begin{aligned} & \text { LD C, } \\ & \text { (HL) } \end{aligned}$ | LD C, A |
| 5 | LD D, B | LD D, C | LD D, D | LD D, E | LD D, H | LD D, L | $\begin{aligned} & \text { LD D, } \\ & \text { (HL) } \end{aligned}$ | LD D, A | LD E, B | LD E, C | LD E, D | LD E, E | LD E, H | LD E, L | $\begin{aligned} & \text { LD E, } \\ & \text { (HL) } \end{aligned}$ | LD E, A |
| 6 | LD H,B | LD H, C | LD H, D | LD H, E | LD H, H | LD H, L | $\begin{aligned} & \text { LD H, } \\ & \text { (HL) } \end{aligned}$ | LD H, A | LD L, B | LD L, C | LD L, D | LD L, E | LD L, H | LD L, L | $\begin{aligned} & \text { LD L, } \\ & \text { (HL) } \end{aligned}$ | LD L, A |
| 7 | $\begin{aligned} & \mathrm{LD} \\ & \text { (HL) , B } \end{aligned}$ | LD <br> (HL) , C | $\begin{aligned} & \text { LD } \\ & \text { (HL) , D } \end{aligned}$ | LD <br> (HL) , E | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{HL}), \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (HL) , L } \end{aligned}$ | ALTD | $\begin{aligned} & \text { LD } \\ & \text { (HL) , A } \end{aligned}$ | LD A, B | LD A, C | LD A, D | LD A, E | LD A, H | LD A,L | LD A, (HL) | LD A, A |
| 8 | $\begin{aligned} & \text { ADD } \\ & \text { A, B } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, C } \end{aligned}$ | $\begin{aligned} & A D D \\ & A, D \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, } \mathrm{E} \end{aligned}$ | $\begin{aligned} & A D D \\ & A, H \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, L } \end{aligned}$ | $\underset{(\mathrm{HL}}{\mathrm{ADD}} \mathrm{A}$, <br> (HL) | $\begin{aligned} & \text { ADD } \\ & \text { A, A } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, B } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, C } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, D } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, } \end{aligned}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \mathrm{A}, \mathrm{~L} \end{aligned}$ | ADC A, <br> (HL) | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{~A} \end{aligned}$ |
| 9 | SUB B | SUB C | SUB D | SUB E | SUB H | SUB L | $\begin{aligned} & \text { SUB } \\ & (\mathrm{HL}) \end{aligned}$ | SUB A | $\begin{aligned} & \text { SBC } \\ & \text { A, B } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, C } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, D } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, E } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, L } \end{aligned}$ | $\underset{(\mathrm{HL})}{\mathrm{SBC} \text { ), }}$ <br> (HL) | $\begin{aligned} & \text { SBC } \\ & \text { A, A } \end{aligned}$ |
| A | AND B | AND C | AND D | AND E | AND H | AND L | $\begin{aligned} & \text { AND } \\ & \text { (HL) } \end{aligned}$ | AND A | XOR B | XOR C | XOR D | XOR E | XOR H | XOR L | $\begin{gathered} \text { XOR } \\ \text { (HL) } \end{gathered}$ | XOR A |
| B | OR B | OR C | OR D | OR E | OR H | OR L | OR <br> (HL) | OR A | CP B | CP C | CP D | CP E | CP H | CP L | $\begin{aligned} & \mathrm{CP} \\ & (\mathrm{HL}) \end{aligned}$ | CP A |
| C | RET NZ | POP BC | JP $\mathrm{NZ}, \mathrm{mn}$ | JP mn | $\begin{aligned} & \text { LD HL, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { BC } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \mathrm{A}, \mathrm{n} \end{aligned}$ | $\begin{aligned} & \text { LJP } \\ & \text { l mn } \end{aligned}$ | RET Z | RET | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{Z}, \mathrm{mn} \end{aligned}$ | $\begin{aligned} & \text { PAGE } \\ & \text { CB } \end{aligned}$ | $\begin{aligned} & \text { BOOL } \\ & \text { HL } \end{aligned}$ | CALL <br> nn | $\begin{aligned} & A D C \\ & A, n \end{aligned}$ | $\begin{aligned} & \text { LCALL } \\ & \text { lmn } \end{aligned}$ |
| D | RET NC | POP DE | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{NC}, \mathrm{mn} \end{aligned}$ | IOIP | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}) \\ & , \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \text { PUSH } \\ & \text { DE } \end{aligned}$ | SUB n | RST 10 | RET C | EXX | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{C}, \mathrm{mn} \end{aligned}$ | IOEP | $\begin{aligned} & \text { AND } \\ & \text { HL, DE } \end{aligned}$ | $\begin{aligned} & \text { PAGE } \\ & \text { DD } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{n} \end{aligned}$ | RST 18 |
| E | RET PO | POP HL | $\begin{aligned} & \text { JP } \\ & \text { PO, mn } \end{aligned}$ | $\begin{aligned} & \text { EX } \\ & \text { DE', } \end{aligned}$ HL | LD HL, $(I X+d)$ | $\begin{aligned} & \text { PUSH } \\ & \text { HL } \end{aligned}$ | AND n | RST 20 | RET PE | JP <br> (HL) | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{PE}, \mathrm{mn} \end{aligned}$ | $\begin{aligned} & \mathrm{EX} \\ & \mathrm{DE}, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \text { OR } \\ & \text { HL, DE } \end{aligned}$ | $\begin{aligned} & \text { PAGE } \\ & \text { ED } \end{aligned}$ | XOR n | RST 28 |
| F | RET P | POP AF | $\begin{aligned} & \text { JP } \\ & \text { P, mn } \end{aligned}$ | RL DE | $\begin{aligned} & \text { LD } \\ & (\mathrm{IX}+\mathrm{d}) \end{aligned}$ , HL | $\begin{aligned} & \text { PUSH } \\ & \text { AF } \end{aligned}$ | OR n | MUL | RET M | $\begin{aligned} & \text { LD } \\ & \text { SP, HL } \end{aligned}$ | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{M}, \mathrm{mn} \end{aligned}$ | RR DE | RR HL | $\begin{aligned} & \text { PAGE } \\ & \text { FD } \end{aligned}$ | CP n | RST 38 |

Main Page, Rabbit 4000 Mode

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | $\begin{aligned} & \text { LD BC, } \\ & \text { mn } \end{aligned}$ | LD <br> (BC), A | INC BC | INC B | DEC B | LD B, n | RLCA | EX <br> AF, AF | ADD <br> HL, BC | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~A},(\mathrm{BC}) \end{aligned}$ | DEC BC | INC C | DEC C | LD C, n | RRCA |
| 1 | DJNZ e | $\begin{aligned} & \text { LD DE, } \\ & \text { mn } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { (DE), A } \end{aligned}$ | INC DE | INC D | DEC D | LD D, n | RLA | JR <br> label | ADD <br> HL, DE | $\begin{aligned} & \text { LD } \\ & \text { A, (DE) } \end{aligned}$ | DEC DE | INC E | DEC E | LD E, n | RRA |
| 2 | JR NZ, label | $\begin{aligned} & \text { LD HL, } \\ & \text { mn } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | INC HL | INC H | DEC H | LD H, n | $\begin{aligned} & \text { ADD } \\ & \text { SP, d } \end{aligned}$ | JR Z, label | ADD HL, HL | $\begin{aligned} & \text { LD } \\ & \text { HL, (mn) } \end{aligned}$ | DEC HL | INC L | DEC L | LD L, n | CPL |
| 3 | JR NC, label | LD SP, $\mathrm{mn}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{A} \end{aligned}$ | INC SP | INC (HL) | DEC <br> (HL) | LD (HL) , n | SCF | JR C, label | ADD <br> HL, SP | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~A},(\mathrm{mn}) \end{aligned}$ | DEC SP | INC A | DEC A | LD A, n | CCF |
| 4 |  |  | RL HL |  |  | $\begin{aligned} & \text { SUB HL, } \\ & \text { JK } \end{aligned}$ | LD B, (HL) | LD B, A | $\begin{aligned} & \mathrm{CP} \\ & \mathrm{HL}, \mathrm{~d} \end{aligned}$ |  |  |  | TEST HL | NEG HL | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{C},(\mathrm{HL}) \end{aligned}$ | LD C, A |
| 5 | RLC DE | RRC DE |  |  | $\begin{aligned} & \mathrm{XOR} \\ & \text { HL, DE } \end{aligned}$ | $\begin{aligned} & \text { SUB HL, } \\ & \text { DE } \end{aligned}$ | LD D, (HL) | LD D, A |  |  |  | LD E, E |  |  | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{E},(\mathrm{HL}) \end{aligned}$ | LD E, A |
| 6 | RLC BC | RRC BC | RL BC | RR BC |  | $\begin{aligned} & \text { ADD HL, } \\ & \text { JK } \end{aligned}$ | LD H, (HL) | LD H, A |  |  |  |  |  | $\begin{aligned} & \text { PAGE } \\ & 6 \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~L},(\mathrm{HL}) \end{aligned}$ | LD L, A |
| 7 | $\begin{aligned} & \mathrm{LD} \\ & \text { (HL) , B } \end{aligned}$ | LD (HL) , C | $\begin{aligned} & \text { LD } \\ & \text { (HL) , D } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (HL), E } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (HL) , H } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (HL) , L } \end{aligned}$ | ALTD | $\begin{aligned} & \mathrm{LD} \\ & \text { (HL) , A } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { A, B } \end{aligned}$ | LD A, C | LD A, D | LD A, E | LD A, H | LD A, L | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~A},(\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \text { PAGE } \\ & 7 \mathrm{~F} \end{aligned}$ |
| 8 |  | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{HL}, \mathrm{BC} \end{aligned}$ | LDF <br> (lmn), HL | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{B} \\ & \mathrm{CDE} \end{aligned}$ | LD (mn), <br> JKHL | LD <br> HL, (PW+ <br> d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{d}), \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \text { LLJP } \\ & \text { lxpc, m } \\ & \mathrm{n} \end{aligned}$ |  | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{J} \\ & \mathrm{~K} \end{aligned}$ | $\begin{aligned} & \text { LDF } \\ & (\mathrm{lmn}), \mathrm{A} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & \text { (PW+HL) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { (PW+HL), } \\ & \text { A } \end{aligned}$ | A, (PW+ <br> d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{d}) \\ & , \mathrm{A} \end{aligned}$ | LLCALL lxpc,m n |
| 9 |  | LD <br> BC, HL | $\begin{aligned} & \text { LDF HL, } \\ & \text { (lmn) } \end{aligned}$ | BCDE, ( mn ) | $\begin{aligned} & \text { LD JKHL, } \\ & (\mathrm{mn}) \end{aligned}$ | LD HL, (PX+d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{d}), \mathrm{HL} \end{aligned}$ | LD <br> XPC, HL | JRE <br> label | $\begin{aligned} & \text { LD JK, } \\ & (\mathrm{mn}) \end{aligned}$ | $\begin{aligned} & \text { LDF } \\ & \text { A, (lmn) } \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & (\mathrm{PX}+\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{HL}), \\ & \mathrm{A} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~A},(\mathrm{PX}+ \end{aligned}$ d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{d}) \\ & , \mathrm{A} \end{aligned}$ | LD <br> HL, XPC |
| A | JR GT, label | $\begin{aligned} & \text { LD } \\ & \text { HL, DE } \end{aligned}$ | JP GT, mn | LD BCDE, d | LD <br> JKHL, d | LD <br> HL, (PY+ <br> d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{d}), \mathrm{HL} \end{aligned}$ | MULU | JR GTU, label | $\begin{aligned} & \text { LD JK, } \\ & \text { mn } \end{aligned}$ | JP GTU, mn | $\begin{aligned} & \text { LD A, } \\ & (\text { PY +HL }) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{HL}), \\ & \mathrm{A} \end{aligned}$ | A, (PY+ <br> d) | $\begin{aligned} & \text { LD } \\ & (\text { PY + d) } \\ & , \mathrm{A} \end{aligned}$ | XOR A |
| B | JR LT, label | $\begin{aligned} & \text { LD DE, } \\ & \text { HL } \end{aligned}$ | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{LT}, \mathrm{mn} \end{aligned}$ | $\begin{aligned} & \mathrm{EX} \\ & \mathrm{BC}, \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \text { EX } \\ & \text { JKHL, BC } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { HL, (PZ+ } \\ & \text { d) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{d}), \mathrm{HL} \end{aligned}$ | OR A | JR V, label | EX JK, <br> HL | JP V,mn | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{~A},(\mathrm{PZ}+\mathrm{H} \\ & \mathrm{L}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{HL}), \\ & \mathrm{A} \end{aligned}$ | LD <br> A, (PZ+ <br> d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{d}) \\ & , \mathrm{A} \end{aligned}$ | CLR HL |
| C | RET NZ | POP BC | $\begin{aligned} & \mathrm{JP} \\ & \mathrm{NZ}, \mathrm{mn} \end{aligned}$ | JP mn | $\begin{aligned} & \text { LD HL, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ | PUSH BC | ADD A, n | $\begin{aligned} & \text { LJP } \\ & \text { l mn } \end{aligned}$ | RET Z | RET | JP Z,mn | PAGE CB | BOOL HL | CALL <br> nn | $\begin{aligned} & A D C \\ & A, n \end{aligned}$ | LCALL <br> lmn |
| D | RET NC | POP DE | JP <br> NC, mn | IOIP | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \\ & \mathrm{HL} \end{aligned}$ | PUSH DE | SUB n | RST 10 | RET C | EXX | JP C,mn | IOEP | AND HL, DE | $\begin{aligned} & \text { PAGE } \\ & \text { DD } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{n} \end{aligned}$ | RST 18 |
| E | RET PO | POP HL | $\begin{aligned} & \text { JP } \\ & \text { PO, mn } \end{aligned}$ | $\begin{aligned} & \text { EX } \\ & \text { DE', HL } \end{aligned}$ | $\begin{aligned} & \text { LD HL, } \\ & (I X+d) \end{aligned}$ | PUSH HL | AND n | RST 20 | $\begin{aligned} & \text { RET } \\ & \text { PE } \end{aligned}$ | JP <br> (HL) | JP PE,mn | EX DE, HL | OR HL, DE | $\begin{aligned} & \text { PAGE } \\ & \text { ED } \end{aligned}$ | XOR n | RST 28 |
| F | RET P | POP AF | JP P, mn | RL DE | $\begin{aligned} & \text { LD } \\ & (I X+d), \\ & \text { HL } \end{aligned}$ | PUSH AF | OR n | MUL | RET M | $\begin{aligned} & \text { LD } \\ & \text { SP, HL } \end{aligned}$ | JP M, mn | RR DE | RR HL | $\begin{aligned} & \text { PAGE } \\ & \text { FD } \end{aligned}$ | CP n | RST 38 |

ED Page

| $\begin{aligned} & \text { lLSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | CBM n | LD PW, ( $\mathrm{HTR}+\mathrm{H}$ L) | SBOX A | $\begin{aligned} & \text { LDL } \\ & \text { PW, (SP+ } \\ & \text { n) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, (SP } \\ & +\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \\ & \mathrm{PW} \end{aligned}$ | $\begin{aligned} & \text { LD HL, } \\ & (\mathrm{PW}+\mathrm{BC}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{BC}), \\ & \mathrm{HL} \end{aligned}$ | LDF <br> PW, <br> (1mn) | LDF <br> (lmn), <br> PW | LDF BC, <br> (1mn) | LDF <br> (1mn), <br> BC | LD PW, <br> klmn | $\begin{aligned} & \text { LDL } \\ & \text { PW, mn } \end{aligned}$ | CONVC <br> PW | CONVD <br> PW |
| 1 | DWJNZ <br> label | LD PX, (HTR +H L) | IBOX A | $\begin{aligned} & \text { LDL } \\ & \text { PX, (SP+ } \\ & \text { n) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, (SP } \\ & \text { + } \mathrm{n} \text { ) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \\ & \mathrm{PX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { HL, (PX+B } \\ & \text { C) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{BC}), \\ & \mathrm{HL} \end{aligned}$ | LDF <br> PX, <br> (lmn) | $\begin{aligned} & \text { LDF } \\ & \text { (1mn), } \\ & \text { PX } \end{aligned}$ | LDF DE, (lmn ) | LDF <br> (lmn), <br> DE | $\begin{aligned} & \text { LD } \\ & \text { PX, } \mathrm{klm} \\ & \mathrm{n} \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PX,mn } \end{aligned}$ | convc <br> PX | CONVD <br> PX |
| 2 |  | LD PY, (HTR+H <br> L) |  | $\begin{aligned} & \text { LDL PY, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, (SP } \\ & \text { +n) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (SP+n), } \\ & \text { PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { HL, (PY }+B \\ & \text { C) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{BC}), \\ & \mathrm{HL} \end{aligned}$ | LDF <br> PY, <br> (1mn) | LDF <br> (1mn), <br> PY | $\begin{aligned} & \text { LDF } \\ & \text { IX, (l mn } \end{aligned}$ | LDF <br> (1mn), <br> IX | $\begin{aligned} & \text { LD } \\ & \text { PY, } \mathrm{klm} \\ & \mathrm{n} \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PY, mn } \end{aligned}$ | CONVC <br> PY | CONVD <br> PY |
| 3 |  | LD PZ, (HTR+H <br> L) |  | $\begin{aligned} & \text { LDL PZ, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, (SP } \\ & +\mathrm{n}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { (SP+n), } \\ & \mathrm{PZ} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { HL, (PZ }+B \\ & \text { C) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{BC}), \\ & \mathrm{HL} \end{aligned}$ | LDF <br> PZ, <br> (1mn) | LDF <br> (1mn), <br> PZ | $\begin{aligned} & \text { LDF } \\ & \text { IY, }(1 \mathrm{mn} \end{aligned}$ | LDF <br> (1mn), <br> IY | $\begin{aligned} & \text { LD } \\ & \mathrm{PZ}, \mathrm{klm} \\ & \mathrm{n} \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PZ, } \mathrm{mn} \end{aligned}$ | CONVC <br> PZ | CONVD <br> PZ |
| 4 | $\begin{aligned} & \text { LD } \\ & \text { HTR, A } \end{aligned}$ | $\begin{aligned} & L D \\ & \mathrm{BC}^{\prime}, \\ & \mathrm{DE} \end{aligned}$ | SBC <br> HL, BC | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \\ & \mathrm{BC} \end{aligned}$ | NEG | LRET | IP 0 | LD EIR,A | $\begin{aligned} & \mathrm{CP} \\ & \mathrm{HL}, \mathrm{DE} \end{aligned}$ | LD <br> BC', <br> BC | ADC <br> HL, BC | $\begin{aligned} & \mathrm{LD} \mathrm{BC,} \\ & (\mathrm{mn}) \end{aligned}$ | TEST <br> BC | RETI | IP 2 | $\begin{aligned} & \text { LD } \\ & \text { IIR, A } \end{aligned}$ |
| 5 | $\begin{aligned} & \text { LD } \\ & \text { A, HTR } \end{aligned}$ | $\begin{aligned} & L D \\ & \text { DE } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{HL}, \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \\ & \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { EX } \\ & \text { (SP) } \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | SCALL | IP 1 | LD A, EIR | CP JKHL, B CDE | $\begin{aligned} & L D \\ & \text { DE', } \\ & \text { BC } \end{aligned}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{HL}, \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD DE, } \\ & (\mathrm{mn}) \end{aligned}$ |  | IPRET | IP 3 | $\begin{aligned} & \text { LD } \\ & \text { A, IIR } \end{aligned}$ |
| 6 |  | $\begin{aligned} & L D \\ & \text { HL } \\ & \text { DE } \end{aligned}$ | SBC <br> HL, HL | $\begin{aligned} & \text { LD } \\ & \text { (mn), } \\ & \text { HL } \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & \text { (HL) , H } \\ & \text { L } \end{aligned}$ | LDP <br> (mn), HL | PUSH SU | LD XPC, A |  | $\begin{aligned} & \text { LD } \\ & \text { HL', } \\ & \text { BC } \end{aligned}$ | ADC HL, HL | $\begin{aligned} & \text { LD HL, } \\ & (\mathrm{mn}) \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & \text { HL, } \\ & \text { (HL) } \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & \text { HL, } \\ & (\mathrm{mn}) \end{aligned}$ | POP SU | SETUSR |
| 7 |  |  | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{HL}, \mathrm{SP} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), \mathrm{SP} \end{aligned}$ | $\begin{aligned} & \mathrm{EX} \\ & \mathrm{BC}^{\prime}, \mathrm{HL} \end{aligned}$ | SYSCALL | PUSH IP | LD A, XPC |  |  | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{HL}, \mathrm{SP} \end{aligned}$ | $\begin{aligned} & \text { LD SP, } \\ & (\mathrm{mn}) \end{aligned}$ | $\begin{aligned} & \text { EX } \\ & \text { JK', } \\ & \text { HL } \end{aligned}$ | SURES | POP IP | RDMODE |
| 8 | COPY |  |  | SRET |  |  |  |  | COPYR |  |  | LLRET |  |  |  |  |
| 9 | LDISR |  |  |  |  |  |  |  | LDDSR |  |  |  |  |  |  |  |
| A | LDI |  | LLJP <br> GT, lxp <br> C, mn | JRE GT, <br> label | $\begin{aligned} & \text { FLAG } \\ & \text { GT, HL } \end{aligned}$ | PUSH mn |  |  | LDD |  | LLJP <br> GTU, lxp <br> C, mn | JRE GTU, label | FLAG GTU, HL |  |  |  |
| B | LDIR | SETSYS <br> P mn | LLJP <br> LT, lxp <br> c, mn | JRE LT, label | $\begin{aligned} & \text { FLAAG } \\ & \text { LT, HL } \end{aligned}$ | SETUSRP mn |  |  | LDDR |  | LLJP <br> V, lxpc, mn | JRE V, label | $\begin{aligned} & \text { FLAG } \\ & \mathrm{V}, \mathrm{HL} \end{aligned}$ |  |  |  |
| C | UMA | POP PW | LLJP <br> NZ, lxp <br> C, mn | JRE NZ, label | FLAG NZ, HL | PUSH PW | ADD <br> JKHL, BCD <br> E |  | UMS |  | LLJP <br> Z, lxpc, <br> mn | JRE Z, label | $\begin{aligned} & \text { FLAG } \\ & \mathrm{Z}, \mathrm{HL} \end{aligned}$ |  |  |  |
| D | LSIDR | POP PX | LLJP <br> NC, 1xp <br> c, mn | JRE NC, <br> label | FLAG $\mathrm{NC}, \mathrm{HL}$ | PUSH PX | $\begin{aligned} & \text { SUB } \\ & \text { JKHL, BCD } \\ & \text { E } \end{aligned}$ |  | LSDDR | EXP | LLJP C, lxpe, mn | JRE C, label | $\begin{aligned} & \text { FLAG } \\ & \text { C, HL } \end{aligned}$ |  |  |  |
| E |  | POP PY |  |  |  | PUSH PY | AND <br> JKHL, BCD <br> E |  |  |  | $\begin{aligned} & \text { CALL } \\ & \text { (HL) } \end{aligned}$ |  |  |  | XOR <br> JKHL, <br> BCDE |  |
| F | LSIR | POP PZ |  |  |  | PUSH PZ | OR JKHL, BCD E |  | LSDR |  | LLCALL <br> (JKHL) |  |  |  | $\begin{aligned} & \text { LD HL, } \\ & \text { (SP+HL) } \end{aligned}$ |  |

DD Page

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  | LD A, $(I X+A)$ |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IX, BC } \end{aligned}$ | LDF <br> BCDE, ( lmn) | $\begin{aligned} & \text { LDF } \\ & \text { (lmn), } \end{aligned}$ BCDE | $\begin{aligned} & \text { LD } \\ & \text { BCDE, (PW } \\ & +H \text { L) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{PW}+\mathrm{HL} \\ & \text { ), BCD } \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { BCDE, ( } \mathrm{P} \\ & \mathrm{~W}+\mathrm{d}) \end{aligned}$ | ```LD (PW+d), BCDE``` |
| 1 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IX, DE } \end{aligned}$ | LD <br> BCDE, ( HL) | $\begin{aligned} & \mathrm{LD} \\ & \text { (HL), B } \\ & \mathrm{CDE} \end{aligned}$ | $\begin{aligned} & \text { LD BCDE, } \\ & (\mathrm{PX}+\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{PX}+\mathrm{HL} \\ & \text { ), BCD } \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & B C D E,(P \\ & X+d) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{d}), \\ & \mathrm{BCDE} \end{aligned}$ |
| 2 |  | $\begin{aligned} & \text { LD } \\ & \text { IX, mn } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{mn}), \text { IX } \end{aligned}$ | INC IX |  |  |  |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IX,IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { IX, (mn } \\ & \text { ) } \end{aligned}$ | DEC IX | $\begin{aligned} & \text { LD } \\ & \text { BCDE, ( } \mathrm{PY} \\ & +\mathrm{HL} \text { ) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (PY+HL } \\ & \text { ), BCD } \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { BCDE, ( } \\ & Y+d) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { (PY+d), } \\ & \text { BCDE } \end{aligned}$ |
| 3 |  |  |  |  | $\begin{aligned} & \text { INC } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (I X+d), n \end{aligned}$ |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IX, SP } \end{aligned}$ |  |  | $\begin{aligned} & \text { LD BCDE, } \\ & (\mathrm{PZ}+\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (PZ+HL } \\ & \text { ), BCDE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { BCDE, ( } \mathrm{P} \\ & \mathrm{Z}+\mathrm{d} \text { ) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (PZ+d), } \\ & \text { BCDE } \end{aligned}$ |
| 4 |  |  |  |  |  |  | LD B, (IX+d) |  | $\begin{aligned} & \text { RLC } \\ & 1, B C D E \end{aligned}$ | RLC 2, BCDE |  | RLC 4, <br> BCDE | TEST IX | NEG <br> BCDE | $\begin{aligned} & \text { LD } \\ & \text { C, (IX }+\mathrm{d} \end{aligned}$ | $\begin{aligned} & \text { RLC } \\ & 8, B C D E \end{aligned}$ |
| 5 |  |  |  |  |  |  | LD D, (IX+d) |  | $\begin{aligned} & \text { RRC } \\ & 1, \mathrm{BCDE} \end{aligned}$ | RRC 2, BCDE |  | RRC 4, <br> BCDE | TEST BCDE |  | $\begin{aligned} & \text { LD } \\ & \text { E, (IX }+ \text { d } \end{aligned}$ | RRC <br> 8, BCDE |
| 6 |  |  |  |  | LDP <br> (IX), <br> HL | $\begin{aligned} & \text { LDP } \\ & (\mathrm{mn}), \text { IX } \end{aligned}$ | LD H, $(I X+d)$ |  | $\begin{aligned} & \mathrm{RL} \\ & 1, \mathrm{BCDE} \end{aligned}$ | RL 2, BCDE |  | RL 4, BCDE | $\begin{aligned} & \text { LDP } \\ & \text { HL, (IX) } \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & \text { IX, (mn } \\ & \text { ) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & { }_{\text {L, }} \text {, (IX }+\mathrm{d} \end{aligned}$ | $\begin{aligned} & \text { RLA } \\ & 8, \mathrm{BCDE} \end{aligned}$ |
| 7 | $\begin{aligned} & \text { LD } \\ & (\text { IX }+\mathrm{d}), \\ & \mathrm{B} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (I X+d), \\ & D \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\text { IX }+\mathrm{d}), \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\text { IX }+\mathrm{d}), \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{IX}+\mathrm{d}), \\ & \mathrm{L} \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{RR} \\ & 1, \mathrm{BCDE} \end{aligned}$ | RR 2, BCDE |  | RR 4, BCDE | LD HL, IX | $\begin{aligned} & \text { LD } \\ & \text { IX, HL } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { A, (IX+d } \\ & \text { ) } \end{aligned}$ | RRA <br> 8, BCDE |
| 8 |  |  |  |  |  |  | ADD A, (IX+d) |  | $\begin{aligned} & \text { SLA } \\ & \text { 1,BCDE } \end{aligned}$ | SLA 2, BCDE |  | SLA 4, BCDE | LDL <br> PW, IX | $\begin{aligned} & \text { LD } \\ & \text { PW, BCD } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, (IX+d } \\ & \text { ) } \end{aligned}$ | LDL <br> PW, DE |
| 9 |  |  |  |  |  |  | $\begin{aligned} & \text { SUB } \\ & (\text { IX }+d) \end{aligned}$ |  | $\begin{aligned} & \text { SRA } \\ & 1, \text { BCDE } \end{aligned}$ | SRA 2, BCDE |  | SRA 4, BCDE | $\begin{aligned} & \text { LDL } \\ & \text { PX, IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, BCD } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, (IX+d } \\ & \text { ) } \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PX, DE } \end{aligned}$ |
| A |  |  |  |  |  |  | $\begin{aligned} & \text { AND } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ |  | $\begin{aligned} & \text { SLL } \\ & \text { 1,BCDE } \end{aligned}$ | SLL 2, BCDE |  | SLL 4, BCDE | $\begin{aligned} & \text { LDL } \\ & \text { PY, IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, BCD } \\ & \text { E } \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & (I X+d) \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PY, DE } \end{aligned}$ |
| B |  |  |  |  |  |  | $\begin{aligned} & \text { OR } \\ & (I X+d) \end{aligned}$ |  | SRL <br> 1, BCDE | SRL 2, BCDE |  | SRL 4, BCDE | $\begin{aligned} & \text { LDL } \\ & \text { PZ, IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, BCD } \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{CP} \\ & (I \mathrm{X}+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PZ, DE } \end{aligned}$ |
| C |  |  |  |  | $\begin{aligned} & \mathrm{LD} \text { IX, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { PAGE } \\ & \text { DD-CB } \end{aligned}$ | BOOL IX | $\begin{aligned} & \text { LD } \\ & \text { BCDE, P } \\ & \mathrm{W} \end{aligned}$ | LD <br> BCDE, $(I X+d)$ | $\begin{aligned} & \text { LD } \\ & \text { (IX+d), } \\ & \text { BCDE } \end{aligned}$ |
| D |  |  |  |  | $\begin{aligned} & \text { LD } \\ & (S P+n), \\ & \text { IX } \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { AND } \\ & \text { IX, DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { BCDE, P } \\ & \mathrm{X} \end{aligned}$ | LD <br> BCDE, $(I Y+d)$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{IY}+\mathrm{d}), \end{aligned}$ BCDE |
| E |  | POP IX |  | $\begin{aligned} & \text { EX } \\ & (\mathrm{SP}), I X \end{aligned}$ | LD HL, $(H L+d)$ | PUSH IX |  |  |  | $\begin{aligned} & \text { JP } \\ & \text { (IX) } \end{aligned}$ | $\begin{aligned} & \text { CALL } \\ & \text { (IX) } \end{aligned}$ |  | OR IX, DE | $\begin{aligned} & \text { LD } \\ & \text { BCDE, } \mathrm{P} \\ & \mathrm{Y} \end{aligned}$ | LD <br> BCDE, (SP+n) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \\ & \mathrm{BCDE} \end{aligned}$ |
| F |  | POP <br> BCDE |  |  | $\begin{aligned} & \text { LD } \\ & \text { (HL+d), } \\ & \text { HL } \end{aligned}$ | PUSH BCDE |  |  |  | $\begin{aligned} & \text { LD } \\ & \text { SP, IX } \end{aligned}$ |  |  | RR IX | $\begin{aligned} & \text { LD } \\ & \text { BCDE, } \\ & \text { Z } \end{aligned}$ | LD <br> BCDE, (SP+HL ) | $\begin{aligned} & \text { LD } \\ & (\mathrm{SP}+\mathrm{HL}) \\ & , \quad \mathrm{BCDE} \end{aligned}$ |

FD Page

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  | $\begin{aligned} & L D A, \\ & (I Y+A) \end{aligned}$ |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IY, BC } \end{aligned}$ | LDF <br> JKHL, ( <br> 1 mn ) | LDF <br> (lmn), JKHL | LD JKHL, ( PW+HL ) | LD <br> (PW+HL) <br> , JKHL | LD <br> JKHL, <br> (PW+d) | LD <br> (PW+d), JKHL |
| 1 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ADD } \\ & I Y, D E \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { JKHL, ( } \\ & \text { HL) } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (HL), J } \\ & \text { KHL } \end{aligned}$ | LD JKHL, (PX+HL ) | $\begin{aligned} & \mathrm{LD} \\ & \text { (PX+HL) } \end{aligned}$ , ЈКнL | $\begin{aligned} & \text { LD } \\ & \text { JKHL, ( } \\ & \mathrm{X}+\mathrm{d} \text { ) } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \text { (PX+d), } \\ & \text { JKHI. } \end{aligned}$ JKHL |
| 2 |  | $\begin{aligned} & \text { LD } \\ & \text { IY, mn } \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{mn}), I Y \end{aligned}$ | INC IY |  |  |  |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IY,IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { IY, (mn } \end{aligned}$ | DEC IY | LD JKHL, (PY+HL ) | $\underset{(\mathrm{PY}+\mathrm{HL})}{\mathrm{LD}}$ , ЈKHL | LD <br> JKHL, <br> (PY+d) | $\begin{aligned} & \text { LD } \\ & \text { (PY+d), } \\ & \text { JKHL } \end{aligned}$ |
| 3 |  |  |  |  | $\begin{aligned} & \text { INC } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | DEC $(I Y+d)$ | $\begin{aligned} & \mathrm{LD} \\ & (I \mathrm{Y}+\mathrm{d}), \\ & \mathrm{n} \end{aligned}$ |  |  | $\begin{aligned} & \text { ADD } \\ & \text { IX, } \end{aligned}$ |  |  | LD JKHL, (PZ+HL ) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PZ}+\mathrm{HL}) \\ & , \mathrm{JKHL} \end{aligned}$ | LD <br> JKHL, <br> ( $\mathrm{PZ}+\mathrm{d}$ ) | $\begin{aligned} & \text { LD } \\ & \text { (PZ+d), } \\ & \text { JKHL } \end{aligned}$ |
| 4 |  |  |  |  |  |  | $\begin{aligned} & \text { LD B, } \\ & (I Y+d) \end{aligned}$ |  | RLC 1, JKHL | $\begin{aligned} & \text { RLC } \\ & 2, \text { JKHL } \end{aligned}$ |  | RLC 4, JKHL | $\begin{aligned} & \text { TEST } \\ & \text { IY } \end{aligned}$ | NEG JKHL | $\begin{aligned} & \mathrm{LD} \mathrm{C,} \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | RLC <br> 8, ЈКHL |
| 5 |  |  |  |  |  |  | $\begin{aligned} & \text { LD D, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  | RRC 1, JKHL | RRC 2, JKHL |  | RRC 4, JKHL | TEST JKHL |  | $\begin{aligned} & \mathrm{LDE}, \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | RRC <br> 8, JKHL |
| 6 |  |  |  |  | $\begin{aligned} & \text { LDP } \\ & \text { (IY) , HL } \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & (\mathrm{mn}) \text {, IY } \end{aligned}$ | $\begin{aligned} & \text { LD H, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  | RL 1, JKHL | RL 2, JKHL |  | RL <br> 4, JKHL | $\begin{aligned} & \text { LDP } \\ & \text { HL, (IY } \\ & \text { ) } \end{aligned}$ | $\begin{aligned} & \text { LDP } \\ & \text { IY, (mn) } \end{aligned}$ | $\begin{aligned} & \text { LD L, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { RLA } \\ & 8, \text { JKHL } \end{aligned}$ |
| 7 | $\begin{aligned} & \mathrm{LD} \\ & (I \mathrm{Y}+\mathrm{d}), \\ & \mathrm{B} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (I Y+d), \\ & C \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (I Y+d), \\ & D \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (I \mathrm{Y}+\mathrm{d}), \\ & \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (I \mathrm{Y}+\mathrm{d}), \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (IY }+d), \\ & \text { L } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & (\mathrm{IY}+\mathrm{d}) \\ & , \mathrm{A} \end{aligned}$ | RR 1, JKHL | RR 2, JKHL |  | RR 4, JKHL | $\begin{aligned} & \text { LD } \\ & \mathrm{HL}, ~ I Y \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { IY, } \mathrm{HL} \end{aligned}$ | $\begin{aligned} & \text { LD A, } \\ & (\text { IY }+ \text { d) } \end{aligned}$ | RRA <br> 8, JKHL |
| 8 |  |  |  |  |  |  | $\begin{aligned} & \text { ADD A, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  | SLA 1, JKHL | SLA 2, ЈКнL |  | SLA 4, JKHL | LDL <br> PW, IY | LD <br> PW, JKHL | $\begin{aligned} & \text { ADC A, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | LDL <br> PW, HL |
| 9 |  |  |  |  |  |  | $\begin{aligned} & \text { SUB } \\ & (I Y+d) \end{aligned}$ |  | SRA 1, JKHL | SRA 2, JKHL |  | SRA 4, JKHL | $\begin{aligned} & \text { LDL } \\ & \text { PX, IY } \end{aligned}$ | LD <br> PX,JKHL | $\begin{aligned} & \text { SBC A, } \\ & (I Y+d) \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PX, HL } \end{aligned}$ |
| A |  |  |  |  |  |  | $\begin{aligned} & \text { AND } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  | $\text { SLL } 1,$ <br> JKHL | SLL 2, JKHL |  | SLL 4, JKHL | $\begin{aligned} & \text { LDL } \\ & \text { PY,IY } \end{aligned}$ | LD <br> PY,JKHL | $\begin{aligned} & \text { XOR } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PY, } \mathrm{HL} \end{aligned}$ |
| B |  |  |  |  |  |  | OR $(I Y+d)$ |  | SRL 1, JKHL | SRL 2, JKHL |  | SRL 4, JKHL | $\begin{aligned} & \text { LDL } \\ & \text { PZ, IY } \end{aligned}$ | LD <br> PZ, JKHL | $\begin{aligned} & \mathrm{CP} \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LDL } \\ & \text { PZ, } \mathrm{HL} \end{aligned}$ |
| C |  |  |  |  | $\begin{aligned} & \text { LD IY, } \\ & (\mathrm{SP}+\mathrm{n}) \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} & \text { PAGE } \\ & \text { FD-CB } \end{aligned}$ | $\begin{aligned} & \text { BOOL } \\ & \text { IY } \end{aligned}$ | LD <br> JKHL, PW | LD <br> JKHL, <br> (IX+d) | LD (IX+d), JKHL |
| D |  |  |  |  | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \\ & \mathrm{IY} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { AND } \\ & \text { IY, DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { JKHL, PX } \end{aligned}$ | LD <br> JKHL, <br> (IY+d) | LD (IY+d), JKHL |
| E |  | POP IY |  | $\begin{aligned} & \mathrm{EX} \\ & (\mathrm{SP}), \mathrm{IY} \end{aligned}$ | $\begin{aligned} & \text { LD HL, } \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ | PUSH IY |  |  |  | $\begin{aligned} & \text { JP } \\ & \text { (IY) } \end{aligned}$ | $\begin{aligned} & \text { CALL } \\ & \text { (IY) } \end{aligned}$ |  | $\begin{aligned} & \text { OR } \\ & \text { IY, } \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { JKHL, PY } \end{aligned}$ | LD <br> JKHL, <br> (SP+n) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{SP}+\mathrm{n}), \end{aligned}$ JKHL |
| F |  | POP JKHL |  |  | $\begin{aligned} & \text { LD } \\ & \text { (IY+d), } \\ & \text { HL } \end{aligned}$ | PUSH JKHL |  |  |  | $\begin{aligned} & \text { LD } \\ & \text { SP, IY } \end{aligned}$ |  |  | RR IY | $\begin{aligned} & \text { LD } \\ & \text { JKHL, PZ } \end{aligned}$ | LD <br> JKHL, (SP+HL) | $\begin{aligned} & \text { LD } \\ & \text { (SP+HL), } \\ & \text { JKHL } \end{aligned}$ |

CB Page

| $\begin{aligned} & \text { \LSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | RLC B | RLC C | RLC D | RLC E | RLC H | RLC L | RLC <br> (HL) | RLC A | RRC B | RRC C | RRC D | RRC E | RRC H | RRC L | RRC <br> (HL) | RRC A |
| 1 | RL B | RL C | RL D | RL E | RL H | RL L | RL (HL) | RL A | RR B | RR C | RR D | RR E | RR H | RR L | RR <br> (HL) | RR A |
| 2 | SLA B | SLA C | SLA D | SLA E | SLA H | SLA L | SLA <br> (HL) | SLA A | SRA B | SRA C | SRA D | SRA E | SRA H | SRA L | $\begin{aligned} & \text { SRA } \\ & \text { (HL) } \end{aligned}$ | SRA A |
| 3 |  |  |  |  |  |  |  |  | SRL B | SRL C | SRL D | SRL E | SRL H | SRL L | SRL <br> (HL) | SRL A |
| 4 | $\begin{aligned} & \text { BIT } \\ & 0, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 0, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 0, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{BIT} \\ & 0, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 0, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 0, \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { BIT 0, } \\ & \text { (HL) } \end{aligned}$ | $\begin{gathered} \mathrm{BIT} \\ 0, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \mathrm{BIT} \\ & 1, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{~L} \end{aligned}$ | BIT 1, <br> (HL) | $\begin{aligned} & \text { BIT } \\ & 1, \mathrm{~A} \end{aligned}$ |
| 5 | $\begin{aligned} & \text { BIT } \\ & 2, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 2, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 2, D \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 2, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 2, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 2, L \end{aligned}$ | BIT 2, (HL) | $\begin{aligned} & \text { BIT } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 3, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 3, C \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 3, D \end{aligned}$ | $\begin{gathered} \mathrm{BIT} \\ 3, \mathrm{E} \end{gathered}$ | $\begin{aligned} & \text { BIT } \\ & 3, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 3, \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 3,(\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \mathrm{BIT} \\ & 3, \mathrm{~A} \end{aligned}$ |
| 6 | $\begin{aligned} & \text { BIT } \\ & 4, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & 4, \mathrm{C} \\ & \mathrm{BIT} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 4, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 4, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 4, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 4, \mathrm{~L} \end{aligned}$ | BIT 4, <br> (HL) | $\begin{aligned} & \mathrm{BIT} \\ & 4, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, C \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, D \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 5, \mathrm{~L} \end{aligned}$ | BIT 5, <br> (HL) | $\begin{aligned} & \text { BIT } \\ & 5, \mathrm{~A} \end{aligned}$ |
| 7 | $\begin{aligned} & \text { BIT } \\ & 6, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 6, C \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 6, D \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 6, E \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 6, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 6, L \end{aligned}$ | BIT 6, <br> (HL) | $\begin{aligned} & \mathrm{BIT} \\ & 6, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 7, B \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { 7, C } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { 7, D } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 7, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 7, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & 7, L \end{aligned}$ | BIT 7, <br> (HL) | $\begin{aligned} & \mathrm{BIT} \\ & 7, \mathrm{~A} \end{aligned}$ |
| 8 | $\begin{gathered} \text { RES } \\ 0, B \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 0, \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 0, D \end{gathered}$ | $\begin{gathered} \text { RES } \\ 0, E \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 0, \mathrm{H} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 0, L \end{gathered}$ | RES 0, <br> (HL) | $\begin{gathered} \text { RES } \\ 0, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 1, B \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 1, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 1, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 1, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 1, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 1, L \end{aligned}$ | RES 1, <br> (HL) | $\begin{aligned} & \text { RES } \\ & 1, \mathrm{~A} \end{aligned}$ |
| 9 | $\begin{aligned} & \text { RES } \\ & 2, B \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 2, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 2, D \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 2, ~ \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 2, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 2, L \end{aligned}$ | RES 2, <br> (HL) | $\begin{aligned} & \text { RES } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 3, B \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 3, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 3, \mathrm{D} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 3, E \end{gathered}$ | $\begin{gathered} \text { RES } \\ 3, \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { RES } \\ 3, L \end{gathered}$ | RES 3, <br> (HL) | $\begin{gathered} \text { RES } \\ 3, \mathrm{~A} \end{gathered}$ |
| A | $\begin{aligned} & \text { RES } \\ & 4, B \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{~L} \end{aligned}$ | RES 4, <br> (HL) | $\begin{aligned} & \text { RES } \\ & 4, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 5, B \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 5, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 5, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 5, \mathrm{E} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 5, \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { RES } \\ 5, \mathrm{~L} \end{gathered}$ | RES 5, <br> (HL) | $\begin{gathered} \text { RES } \\ 5, \mathrm{~A} \end{gathered}$ |
| B | $\begin{gathered} \text { RES } \\ 6, B \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 6, C \end{aligned}$ | $\begin{aligned} & \text { 6,D } \\ & \text { RES } \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 6, E \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 6, H \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 6, L \end{aligned}$ | RES 6, <br> (HL) | $\begin{aligned} & \text { RES } \\ & 6, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 7, B \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 7, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 7, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { RES } \\ & 7, \mathrm{E} \end{aligned}$ | $\begin{gathered} \text { RES } \\ 7, \mathrm{H} \end{gathered}$ | $\begin{aligned} & \text { RES } \\ & 7, L \end{aligned}$ | RES 7, <br> (HL) | $\begin{gathered} \text { RES } \\ 7, \mathrm{~A} \end{gathered}$ |
| C | $\begin{gathered} \text { SET } \\ 0, B \end{gathered}$ | $\begin{aligned} & \text { SET } \\ & 0, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 0, D \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 0, ~ E \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 0, \mathrm{H} \end{aligned}$ | $\begin{gathered} \text { SET } \\ 0, L \end{gathered}$ | $\text { SET } 0,$ (HL) | $\begin{aligned} & \text { SET } \\ & 0, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 1, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 1, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & \text { 1,D } \end{aligned}$ | $\begin{aligned} & \mathrm{SET} \\ & 1, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 1, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 1, \mathrm{~L} \end{aligned}$ | SET 1, <br> (HL) | $\begin{aligned} & \text { SET } \\ & 1, \mathrm{~A} \end{aligned}$ |
| D | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 2, D \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{~L} \end{aligned}$ | $\text { SET } 2,$ (HL) | $\begin{aligned} & \text { SET } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 3, B \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 3, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 3, D \end{aligned}$ | $\begin{gathered} \mathrm{SET} \\ 3, \mathrm{E} \end{gathered}$ | $\begin{gathered} \text { SET } \\ 3, \mathrm{H} \end{gathered}$ | $\begin{gathered} \text { SET } \\ 3, L \end{gathered}$ | SET 3, <br> (HL) | $\begin{aligned} & \text { SET } \\ & 3, \mathrm{~A} \end{aligned}$ |
| E | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{~L} \end{aligned}$ | SET 4, <br> (HL) | $\begin{aligned} & \text { SET } \\ & 4, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, B \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, D \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 5, \mathrm{~L} \end{aligned}$ | SET 5, <br> (HL) | $\begin{aligned} & \text { SET } \\ & 5, \mathrm{~A} \end{aligned}$ |
| F | $\begin{aligned} & \text { SET } \\ & 6, B \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 6, C \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & \text { 6,D } \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 6, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 6, H \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 6, L \end{aligned}$ | $\text { SET } 6,$ (HL) | $\begin{aligned} & \text { SET } \\ & 6, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 7, B \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & \text { 7, C } \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 7, \mathrm{D} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 7, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 7, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SET } \\ & 7, \mathrm{~L} \end{aligned}$ | SET 7, <br> (HL) | $\begin{aligned} & \text { SET } \\ & 7, \mathrm{~A} \end{aligned}$ |

## DD-CB Page

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  | $\begin{aligned} & \text { RLC } \\ & (\mathrm{IX}+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | RRC (IX+d) |  |
| 1 |  |  |  |  |  |  | RL ( $\mathrm{IX}+\mathrm{d}$ ) |  |  |  |  |  |  |  | RR ( $\mathrm{IX}+\mathrm{d}$ ) |  |
| 2 |  |  |  |  |  |  | $\begin{aligned} & \text { SLA } \\ & (\text { IX }+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | SRA (IX+d) |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | SRL (IX+d) |  |
| 4 |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 0,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 1,(\mathrm{IX}+\mathrm{d}) \end{aligned}$ |  |
| 5 |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 2,(\mathrm{IX}+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 3,(\mathrm{IX}+\mathrm{d}) \end{aligned}$ |  |
| 6 |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 4,(\mathrm{IX}+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 5,(I X+d) \end{aligned}$ |  |
| 7 |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 6,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 7,(\text { IX }+\mathrm{d}) \end{aligned}$ |  |
| 8 |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 0,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 1,(I X+d) \end{aligned}$ |  |
| 9 |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 2,(\text { IX }+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 3,(I X+d) \end{aligned}$ |  |
| A |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 4,(\text { IX }+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 5,(I X+d) \end{aligned}$ |  |
| B |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 6,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 7,(I X+d) \end{aligned}$ |  |
| C |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 0,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 1,(I X+d) \end{aligned}$ |  |
| D |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 2,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 3,(I X+d) \end{aligned}$ |  |
| E |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 4,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 5,(I X+d) \end{aligned}$ |  |
| F |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 6,(I X+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 7,(I X+d) \end{aligned}$ |  |

## FD-CB Page

| $\begin{aligned} & \text { LLSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  | $\begin{aligned} & \hline \mathrm{RLC} \\ & (\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline R R C \\ & (I Y+d) \end{aligned}$ |  |
| 1 |  |  |  |  |  |  | $\begin{aligned} & \text { RL } \\ & (I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { RR } \\ & \text { (IY+d) } \end{aligned}$ |  |
| 2 |  |  |  |  |  |  | $\begin{aligned} & \hline \text { SLA } \\ & (I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { SRA } \\ & (I Y+d) \end{aligned}$ |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { SRL } \\ & (I Y+d) \end{aligned}$ |  |
| 4 |  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & \text { BIT } \\ & 0,(I Y+d) \end{aligned}\right.$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { BIT } \\ 1,(I Y+d) \end{array}$ |  |
| 5 |  |  |  |  |  |  | $\begin{aligned} & \hline \text { BIT } \\ & 2,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 3,(I Y+d) \end{aligned}$ |  |
| 6 |  |  |  |  |  |  | $\begin{aligned} & \hline \mathrm{BIT} \\ & 4,(\mathrm{IY}+\mathrm{d}) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { BIT } \\ & 5,(I Y+d) \end{aligned}$ |  |
| 7 |  |  |  |  |  |  | $\begin{array}{\|l\|l} \text { BIT } \\ 6,(I Y+d) \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|l} \hline \text { BIT } \\ 7,(I Y+d) \end{array}$ |  |
| 8 |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 0,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 1,(I Y+d) \end{aligned}$ |  |
| 9 |  |  |  |  |  |  | $\left\lvert\, \begin{aligned} & \text { RES } \\ & 2,(I Y+d) \end{aligned}\right.$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { RES } \\ & 3,(I Y+d) \end{aligned}$ |  |
| A |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 4,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { RES } \\ & 5,(I Y+d) \end{aligned}$ |  |
| B |  |  |  |  |  |  | $\begin{aligned} & \text { RES } \\ & 6,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { RES } \\ & 7,(I Y+d) \end{aligned}$ |  |
| C |  |  |  |  |  |  | $\begin{aligned} & \hline \text { SET } \\ & 0,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { SET } \\ & 1,(I Y+d) \end{aligned}$ |  |
| D |  |  |  |  |  |  | $\begin{array}{\|l\|l} \mathrm{SET} \\ 2,(I Y+d) \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|l} \hline \text { SET } \\ 3,(I Y+d) \end{array}$ |  |
| E |  |  |  |  |  |  | $\begin{aligned} & \text { SET } \\ & 4,(I Y+d) \end{aligned}$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|l} \hline \text { SET } \\ 5,(I Y+d) \end{array}$ |  |
| F |  |  |  |  |  |  | $\begin{array}{\|l\|l\|} \hline \text { SET } \\ 6,(I Y+d) \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{\|l\|} \hline \text { SET } \\ 7,(I Y+d) \end{array}$ |  |

6D Page

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{aligned} & \text { LD } \\ & \text { BC, (PW } \\ & +d) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{d}) \\ & , \mathrm{BC} \end{aligned}$ | LD <br> BC, (PW +HL ) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PW}+\mathrm{HL} \\ & ), \mathrm{BC} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PW+ } \\ & \text { IX } \end{aligned}$ | LD <br> PW, PW+ <br> IY | LD <br> PW, PW+ DE | LD <br> PW, PW | LD <br> PW, (PW <br> +d) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{d}) \\ & , \mathrm{PW} \end{aligned}$ | LD <br> PW, (PW +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PW+HL } \\ & \text { ), PW } \end{aligned}$ | LD <br> PW, PW+ <br> d |  | LD <br> PW, PW+ <br> HL |  |
| 1 | $\begin{aligned} & \text { LD } \\ & \text { BC, (PX } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{d}) \\ & , \mathrm{BC} \end{aligned}$ | LD <br> BC, (PX <br> +HL) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{HL} \\ & ), \mathrm{BC} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PX+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PX+ } \\ & \text { IY } \end{aligned}$ | LD <br> PW, PX+ DE | LD <br> PW, PX | $\begin{aligned} & \text { LD } \\ & \text { PW, ( PX } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P X+d) \\ & , P W \end{aligned}$ | LD <br> PW, (PX +HL) | $\begin{aligned} & \mathrm{LD} \\ & \text { (PX+HL } \\ & \text { ), PW } \end{aligned}$ | LD <br> PW, PX+ <br> d |  | LD <br> PW, PX + <br> HL |  |
| 2 | $\begin{aligned} & \text { LD } \\ & B C,(P Y \\ & +d) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{d}) \\ & , \mathrm{BC} \end{aligned}$ | LD <br> BC, (PY +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PY}+\mathrm{HL} \\ & ), \mathrm{BC} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PY+ } \\ & \text { IX } \end{aligned}$ | LD <br> PW, PY+ <br> IY | $\begin{aligned} & \text { LD } \\ & \text { PW, PY+ } \\ & \text { DE } \end{aligned}$ | LD <br> PW, PY | $\begin{aligned} & \text { LD } \\ & \text { PW, (PY } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P Y+d) \\ & , P W \end{aligned}$ | LD <br> PW, (PY +HL) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{HL} \\ & \text { ), PW } \end{aligned}$ | LD <br> PW, PY+ <br> d |  | LD <br> PW, PY+ <br> HL |  |
| 3 | $\begin{aligned} & \text { LD } \\ & \text { BC, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{d}) \\ & , \mathrm{BC} \end{aligned}$ | LD <br> BC, (PZ <br> $+\mathrm{HL})$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{HL} \\ & ), \mathrm{BC} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PZ+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PZ + } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PW, PZ+ } \\ & \text { DE } \end{aligned}$ | LD PW, PZ | $\begin{aligned} & \text { LD } \\ & \text { PW, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P Z+d) \\ & , P W \end{aligned}$ | LD <br> PW, (PZ <br> +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PZ}+\mathrm{HL} \\ & \text { ), PW } \end{aligned}$ | LD <br> PW, PZ+ <br> d |  | LD <br> PW, PZ+ HL |  |
| 4 | $\begin{aligned} & \text { LD } \\ & \text { DE, (PW } \\ & +d) \end{aligned}$ | LD <br> (PW+d) , DE | LD <br> DE, (PW +HL) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{HL} \\ & ), \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PW+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PW+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PW+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PW } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, ( } \mathrm{PW} \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{PW}+\mathrm{d}) \\ & , \mathrm{PX} \end{aligned}$ | LD <br> PX, (PW +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PW+HL } \\ & \text { ), PX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PW+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PX, PW+ } \\ & \text { HL } \end{aligned}$ |  |
| 5 | $\begin{aligned} & \text { LD } \\ & \text { DE, (PX } \\ & + \text { d) } \end{aligned}$ | LD <br> ( $\mathrm{PX}+\mathrm{d}$ ) <br> , DE | LD <br> DE, (PX +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PX}+\mathrm{HL} \\ & ), \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PX+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PX+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PX+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, (PX } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P X+d) \\ & , P X \end{aligned}$ | LD <br> PX, (PX +HL) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PX}+\mathrm{HL} \\ & ), \mathrm{PX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PX+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PX, PX+ } \\ & \text { HL } \end{aligned}$ |  |
| 6 | $\begin{aligned} & \text { LD } \\ & D E,(P Y \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P Y+d) \\ & , D E \end{aligned}$ | LD <br> DE, (PY <br> + HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PY}+\mathrm{HL} \\ & ), \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PY+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PY+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PY+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, ( } P Y \\ & +d) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{d}) \\ & , \mathrm{PX} \end{aligned}$ | LD <br> PX, (PY +HL) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{HL} \\ & \text { ), PX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PY }+ \\ & \text { d } \end{aligned}$ | LD L, L | $\begin{aligned} & \text { LD } \\ & \text { PX, PY+ } \\ & \text { HL } \end{aligned}$ |  |
| 7 | $\begin{aligned} & \text { LD } \\ & \text { DE, (PZ } \\ & + \text { d) } \end{aligned}$ | LD <br> (PZ+d) <br> , DE | LD <br> DE, (PZ +HL ) | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{HL} \\ & ), \mathrm{DE} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, ( PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{d}) \\ & \text {, PX } \end{aligned}$ | LD <br> PX, (PZ <br> +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PZ+HL } \\ & \text { ), PX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PX, PZ+ } \\ & \text { HL } \end{aligned}$ | LD A, A |
| 8 | $\begin{aligned} & \text { LD } \\ & \text { IX, (PW } \\ & +d) \end{aligned}$ | LD <br> (PW+d) , IX | LD <br> IX, (PW +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PW}+\mathrm{HL} \\ & ), \mathrm{IX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PW+ } \\ & \text { IX } \end{aligned}$ | LD <br> PY, PW+ <br> IY | $\begin{aligned} & \text { LD } \\ & \text { PY, PW+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PW } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, (PW } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P W+d) \\ & , P Y \end{aligned}$ | LD <br> PY, (PW +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PW+HL } \\ & \text { ), PY } \end{aligned}$ | LD <br> PY, PW+ <br> d |  | LD <br> PY, PW+ <br> HL |  |
| 9 | $\begin{aligned} & \text { LD } \\ & \text { IX, (PX } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P X+d) \\ & \text { IX } \end{aligned}$ | LD <br> IX, (PX <br> +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PX}+\mathrm{HL} \\ & ), \mathrm{IX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PX+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PX+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PX+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PX } \end{aligned}$ | LD <br> PY, (PX <br> +d) | $\begin{aligned} & \text { LD } \\ & (P X+d) \\ & \text { PY } \end{aligned}$ | LD <br> PY, (PX +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PX+HL } \\ & \text { ), PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PX+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PY, PX+ } \\ & \text { HL } \end{aligned}$ |  |
| A | $\begin{aligned} & \text { LD } \\ & \text { IX, (PY } \\ & +\mathrm{d}) \end{aligned}$ | LD <br> (PY+d) <br> , IX | LD <br> IX, (PY +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PY}+\mathrm{HL} \\ & ), \mathrm{IX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PY+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PY+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PY+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, (PY } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { (PY+d) } \\ & \text {, PY } \end{aligned}$ | LD <br> PY, (PY +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PY+HL } \\ & \text { ), PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PY+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PY, PY+ } \\ & \text { HL } \end{aligned}$ |  |
| B | $\begin{aligned} & \text { LD } \\ & \text { IX, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{PZ}+\mathrm{d}) \\ & , \text { IX } \end{aligned}$ | LD <br> IX, (PZ <br> +HL) | $\begin{aligned} & \text { LD } \\ & (\mathrm{PZ}+\mathrm{HL} \\ & ), \mathrm{IX} \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P Z+d) \\ & , P Y \end{aligned}$ | LD <br> PY, (PZ +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PZ+HL } \\ & \text { ), PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PY, PZ+ } \\ & \text { HL } \end{aligned}$ |  |
| C | $\begin{aligned} & \text { LD } \\ & \text { IY, (PW } \\ & \text { +d) } \end{aligned}$ | LD <br> (PW+d) ,IY | LD <br> IY, (PW +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PW+HL } \\ & \text { ), IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, ( } \mathrm{PW} \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PW}+\mathrm{d}) \\ & , \mathrm{PZ} \end{aligned}$ | LD <br> PZ, (PW +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PW+HL } \\ & \text { ), PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PZ, PW+ } \\ & \text { HL } \end{aligned}$ |  |
| D | $\begin{aligned} & \text { LD } \\ & \text { IY, (PX } \\ & +d) \end{aligned}$ | LD <br> ( $P X+d$ ) <br> , IY | LD <br> IY, (PX <br> +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PX+HL } \\ & \text { ), IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, (PX } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (P X+d) \\ & , P Z \end{aligned}$ | LD <br> PZ, (PX <br> +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PX+HL } \\ & \text { ), PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PZ, PX+ } \\ & \text { HL } \end{aligned}$ |  |
| E | $\begin{aligned} & \text { LD } \\ & \text { IY, (PY } \\ & +d) \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & (\mathrm{PY}+\mathrm{d}) \\ & \text { IY } \end{aligned}$ | LD <br> IY, (PY +HL) | $\begin{aligned} & \text { LD } \\ & (P Y+H L \\ & ), I Y \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, (PY } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PY}+\mathrm{d}) \\ & \mathrm{PZ} \end{aligned}$ | LD <br> PZ, (PY +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PY+HL } \\ & \text { ), PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PZ, PY+ } \\ & \text { HL } \end{aligned}$ |  |
| F | $\begin{aligned} & \text { LD } \\ & \text { IY, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | LD <br> (PZ+d) <br> , IY | LD <br> IY, (PZ <br> +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PZ+HL } \\ & \text { ), IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ+ } \\ & \text { IX } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ+ } \\ & \text { IY } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ+ } \\ & \text { DE } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, (PZ } \\ & +\mathrm{d}) \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & (\mathrm{PZ}+\mathrm{d}) \\ & , \mathrm{PZ} \end{aligned}$ | LD <br> PZ, (PZ <br> +HL) | $\begin{aligned} & \text { LD } \\ & \text { (PZ+HL } \\ & \text { ), PZ } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ+ } \\ & \text { d } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { PZ, PZ+ } \\ & \text { HL } \end{aligned}$ |  |

7F Page, Rabbit 4000 Mode

| $\begin{aligned} & \text { ILSB } \\ & \text { MSB } \end{aligned}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | LD B, B | LD B, C | LD B, D | LD B, E | LD B, H | LD B, L |  | LD B, A | LD C, B | LD C, C | LD C, D | LD C, E | LD C, H | LD C, L |  | LD C, A |
| 5 | LD D, B | LD D, C | LD D, D | LD D, E | LD D, H | LD D, L |  | LD D, A | LD E, B | LD E, C | LD E, D | LD E, E | LD E, H | LD E, L |  | LD E, A |
| 6 | LD H, B | LD H, C | LD H, D | LD H, E | LD H, H | LD H, L |  | LD H, A | LD L, B | LD L, C | LD L, D | LD L, E | LD L, H | LD L, L |  | LD L, A |
| 7 |  |  |  |  |  |  |  |  | LD A, B | LD A, C | LD A, D | LD A, E | LD A, H | LD A, L |  | LD A, A |
| 8 | $\begin{aligned} & \text { ADD } \\ & \text { A, B } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, C } \end{aligned}$ | $\begin{aligned} & A D D \\ & A, D \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, E } \end{aligned}$ | $\begin{aligned} & A D D \\ & A, H \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A, L } \end{aligned}$ | $\begin{aligned} & A D D \\ & A,(H L) \end{aligned}$ | $\begin{aligned} & \mathrm{ADD} \\ & \mathrm{~A}, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, B } \end{aligned}$ | $\begin{aligned} & A D C \\ & A, C \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, D } \end{aligned}$ | $\begin{aligned} & A D C \\ & A, E \end{aligned}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, L } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { A, (HL) } \end{aligned}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{~A} \end{aligned}$ |
| 9 | SUB B | SUB C | SUB D | SUB E | SUB H | SUB L | $\begin{aligned} & \text { SUB } \\ & \text { (HL) } \end{aligned}$ | SUB A | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{~B} \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \mathrm{A}, \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, D } \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{E} \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { A, L } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \mathrm{A},(\mathrm{HL}) \end{aligned}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{~A} \end{aligned}$ |
| A | AND B | AND C | AND D | AND E | AND H | AND L | $\begin{aligned} & \text { AND } \\ & \text { (HL) } \end{aligned}$ | AND A | XOR B | XOR C | XOR D | XOR E | XOR H | XOR L | $\begin{aligned} & \text { XOR } \\ & \text { (HL) } \end{aligned}$ | XOR A |
| B | OR B | OR C | OR D | OR E | OR H | OR L | OR <br> (HL) | OR A | CP B | CP C | CP D | CP E | CP H | CP L | $\begin{aligned} & \mathrm{CP} \\ & (\mathrm{HL}) \end{aligned}$ | CP A |
| C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

